This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

IMAGE EVALUATION TEST TARGET (MT-3)









PHOTOGRAPHIC SCIENCES CORPORATION
770 BASKET ROAD
P.O. BOX 338
WEBSTER, NEW YORK 14580
(716) 265-1600

OT BELLEVILLE OF THE PARTY OF T

microunity

Zeus System Architecture

COPYRIGHT 1995 MICROUNITY SYSTEMS ENGINEERING, INC. ALL RIGHTS RUSERVED



Craig Hansen Chief Architect

MicroUnity Systems Engineering, Inc. 475 Potrero Avenue Sunnyvale, CA 94086.4118 Phone: 408.734.8100

Phone: 408.734.810 Fax: 408.734.8136

email: craig@microunity.com http://www.microunity.com


E.MULX.1.32.N	Ensemble multiply extract immediate signed qualifies newest
E.MUL.X.I.32.Z	Ememble multiply extract immediate signed quadlets zero
E.MULX.I.64.C	Ensemble multiply extract immediate signed octlets ceiling
E.MULX.I.64.F	Ensemble multiply extract immediate signed octlets floor
E.MULX.I.64.N	Ensemble multiply extract immediate signed octies nearest
E.MULX.I.64.Z	Ensemble multiply extract immediate signed octies zero
E.MUL.X.I.C.8.C	Ensemble multiply extract immediate complex bytes ceiling
E.MULX.I.C.8.F	Ensemble multiply extract immediate complex bytes floor
E.MUL.X.I.C.8.N	Ensemble multiply extract immediate complex bytes nearest
E.MULX.I.C.8.Z	Ensemble multiply extract immediate complex bytes zero
E.MULX.I.C.16.C	Ensemble multiply extract immediate complex doublets ceiling
E.MULX.I.C. 16.F	Ensemble multiply extract immediate complex doublets floor
E.MULX.I.C. 16.N	Ensemble multiply extract immediate complex doublets nearest
E.MUL.X.I.C.16.Z	Ensemble multiply extract immediate complex doublets zero
E.MULX I.C.32.C	Ensemble multiply extract immediate complex quadlets ceiling
E.MULX.I.C.32.F	Ensemble multiply extract immediate complex quadlets floor
E.MULX.I.C.32.N	Ensemble multiply extract immediate complex quadlets nearest
E.MUL.X.I.C.32.Z	Ensemble multiply extract immediate complex quadlets zero
E.MULX.I.C.64.C	Ensemble multiply extract immediate complex octiets ceiling
E.MULX.I.C.64.F	Ensemble multiply extract immediate complex octiets floor
E.MULX.I.C.64.N	Ensemble multiply extract immeriate complex octiets nearest
E.MULX.I.C.64.Z	Erisemble nultiply extract immediate complex octlets zero
E.MULX.I.M.8.C	Ensemble multiply extract immediate mixed-signed bytes reling
E.MULX.I.M.8.F	Ensemble multiply extract immediate mixed-signed bytes floor
E.MUL.X.I.M.8.N	Ensemble multiply extract immediate mixed-signed bytes nearest
E.MUL.X.I.M.8.Z	Ensemble multiply extract immediate mixed-signed bytes zero
E.MUL.X.I.M. 16.C	Ensemble inultiply extract immediate mixed-signed doublets ceiling
E.MUL.X.I.M.16.F	Ensemble multiply extract immediate mixed-signed doublets floor
E.MUL.X.I.M. 16.N	Ensemble multiply extract immediate mixed-signed doublets nearest
E.MUL.X.I.M.16.Z	Ensemble multiply extract immediate mixed-signed doublets zero
E.MUL.X.I.M.32.C	Ensemble numply extract immediate mixed-signed quadlets ceiling
E.MULX.I.M.32.F	Ensemble multiply extract immediate mixed-signed quadlets floor
E.MULX.I.M.32.N	Ememble multiply extract immediate mixed-signed quadlets nearest
E.MUL.X.I.M.32.Z	Ensemble multiply extract immediate mixed-signed qualitets rero
E.MUL.X.I.M.64.C	Ensemble multiply extract immediate mixed-signed octlets ceiling
E.MULX.I.M.64.F	Ensemble multiply critical immediate mixed-signed octicts floor
E.MUL.X.I.M.64.N	Ensemble multiply extract in/mediate mixed-signed ortlets nearest
E.MUL.X.I.M.64.Z	Ememble suitiply extract immediate mixed signed octions zero
E.MUL.X.I.U.8.C	Ernemble multiply extract immediate unsigned bytes ceiling
E.MUL.X.I.U.8.F	Ensemble multiply extract immediate unsigned bytes floor
E.MUL.X.I.U.8.N	Ensemble multiply extract immediate unsigned bytes nearest
E.MUL.X.I.U.16.C	Ensemble multiply extract immediate unsigned doublets ceiling
E.MUL.X.I.U. 16.F	Ensemble multiply extra - immediate unsigned doublets floor
E.MUL.X.I.U.16.N	Ensemble multiply extract immediate unsigned doublets newest
E.MUL.X.I.U.32.C	Ensemble multiply extract immediate unsigned quadlets ceiling
	Ensemble multiply extract immediate unsigned quadlets floor

E.MUL.X.I.U.32.N	Ememble multiply extract immediate unsigned quadlets nearest
E.MULX.I.U.64.C	Ensemble multiply extract immediate unsigned octlets colling
E.MULX.I.U.64.F	Ememble multiply extract immediate unsigned octlets floor
E.MULX.I.U.64.N	Ememble multiply extract immediate unsigned octlets nearest

Format

E.op.size.rnd rd=rc,rb,i

rd=eopsizernd(rc,rb,i)



```
sz ← log(size) - 3
case op of
    E.EXTRACT.I, E.EXTRACT.I.U, E.MUL.X.I, E.MUL.X.I.U, E.MUL.X.I.M:
    assert size ≥ i ≥ size-3
    sh ← size - i
    E.MUL.X.I.C:
    assert size+1 ≥ i ≥ size-2
    sh ← size + 1 - i
endcase
```


Description

The contents of registers re and rb are partitioned into groups of operands of the size specified and multiplied, added or subtracted, or are catenated and partitioned into operands of twice the size specified. The group of values is rounded, and limited as specified, yielding a group of results, each of which is the size specified. The group of results is catenated and placed in register rd.

For mixed signed multiplies, the contents of register re is signed, and the contents of register rb is unsigned. The extraction operation and the result of mixed-signed multiplies is signed.


Z (zero) rounding is not defined for unsigned extract operations, and a ReservedInstruction exception is raised if attempted. F (floor) rounding will properly round unsigned results downward.

An ensemble multiply extract immediate doublets instruction (E.MULXI.16 or E.MULXI.16) multiplies operand [h g f e d c b a] by operand [h o n m l k j i], yielding the products [hp go fn em dl ck bj ai], rounded and limited as specifical:




Ensemble multiply extract immediate doublets

Another illustration of ensemble multiply extract immediate doublets instruction (E.MULX.I.16 or E.MULX.I.U.16):




Ensemble multiply extract immediate doublets

An ensemble multiply extract immediate complex doublets instruction (E.MULXIC.16 or E.MULXI.U.16) multiplies operand [h g f e d c b a] by operand [p o n m l k j i], yielding the result [gp+ho go-hp en+fm em-fn el+dk ck-dl aj+bi ai-bj], rounded and limited as specified. Note that this instruction prefers an organization of complex numbers in which the real part is located to the right (lower precision) of the imaginary part.:



Ensemble multiply extract immediate complex doublets

Another illustration of ensemble multiply extract immediate complex doublets instruction (E.MULX.I.C.16 or E.MULX.I.U.16).



Ensemble multiply extract immediate complex doublets

Definition

```
def muliaze, h.vs.v.i, ws.w.jj as
     mul + ((vs&vsize 1 + prize 11 vsize 1+1) + ((ws&wsize 1+))h-size 11 wsize 1+1)
enddef
def Er.sembleExtractImmediate(op.md,size,ra,rb,rc,sh)
     c ← RegRead(rc, 128)
      b ← RegRead(rb, 128)
     case op of
            E.EXTRACT.I, E.MULX.I, F.MULX.I.C:
                  as +- 1
                  cs \leftarrow 1
                  bs \leftarrow 1
            E.MULXI.M:
                  as \leftarrow 1
                  cs \leftarrow 0
                  bs \leftarrow 1
            E.EXTRACT.I.U, E.MUL.X.I.U:
                  as \leftarrow 1
                  cs \leftarrow 0
                  bs \leftarrow 0
                  if md = Z then
                        raise ReservedInstruction
                  endif
      endcase
      case op of
           E.EXTRACT.I, E.EXTRACT.I.U, E.MUL.X.I, E.MUL.X.I.U, E.MUL.X.I.M:
                  h ← 2*size
           E.MULX.I.C:
                  h ← (2*size) + 1
     endcase
     r ← h - size - sh
     for i \leftarrow 0 to 128-size by size
           case op of
                 E.EXTRACT.I, E.EXTRACT.I.U:
                        p \leftarrow (c \mid 1 \mid b|_{2^{n}(size+i)-1,2^{n}})
                  E.MUL.X.I, E.MUL.X.I.M, E.MUL.X.I.U:
                        p - mulisize,h,cs,c,i,bs,b,ij
                  E.MUL.X.I.C:
                        if i \& size = 0 then
                              p \leftarrow mul(size,h,cs,c,i,bs,b,i) - mul(size,h,cs,c,i+size,bs,ti,i+size)
                              p \leftarrow mul(size,h,cs,c,i,bs,b,+size) + mul(size,h,cs,c,i,bs,b,+size)
            endcase
            case rnd of
                 none, N:
                        s \leftarrow 0^{h-r} \mid 1 \cdot p_r \mid 1 \mid p_r^{r-1}
                  Z:
                        s - Oh-r 11 ph.
                  F:
                        s - Oh
                  C:
```

Exceptions

ReservedInstruction

Ensemble Extract Immediate Inplace

These operations take operands from two registers and a short immediate value, perform operations on partitions of bits in the operands, and place the catenated results in a third register.

Operation codes


EMULADDX.I.C.8.F Ensemble multiply add erract immediate signed compine bytes floar EMULADDX.I.C.8.N Ememble multiply add erract immediate signed compine bytes neared EMULADDX.I.C.16.C Ensemble multiply add erract immediate signed compine bytes recompleted to the compine doublets now experimental to the compine multiply add erract mentioner must dispend doublets now experimental to the compine multiply add erract mentioner must dispend doublets now experimental to the compine multiply add erract mentioner must dispend doublets now experime		
EMULADDX.I.C.8.N Emember multiply add estarct ammediate ugned complex bytes nearest EMULADDX.I.C.16.C Emember multiply add estarct ammediate ugned complex doublets from EMULADDX.I.C.16.F Emember multiply add estarct ammediate ugned complex doublets floor EMULADDX.I.C.16.D Emember multiply add estarct ammediate ugned complex doublets floor EMULADDX.I.C.16.Z Emember multiply add estarct ammediate ugned complex doublets nearest EMULADDX.I.C.32.C Emember multiply add estarct ammediate ugned complex doublets nearest EMULADDX.I.C.32.C Emember multiply add estarct ammediate ugned complex quidets floor EMULADDX.I.C.32.C Emember multiply add estarct ammediate ugned complex quidets floor EMULADDX.I.C.32.Z Emember multiply add estarct ammediate ugned complex quidets floor EMULADDX.I.C.32.Z Emember multiply add estarct ammediate ugned complex quidets floor EMULADDX.I.C.32.Z Emember multiply add estarct ammediate ugned complex quidets floor EMULADDX.I.C.64.C Emember multiply add estarct ammediate ugned complex octiers resing EMULADDX.I.C.64.P Emember multiply add estarct ammediate ugned complex octiers floor EMULADDX.I.C.64.Z Emember multiply add estarct ammediate ugned complex octiers floor EMULADDX.I.C.64.Z Emember multiply add estarct ammediate ugned complex octiers floor EMULADDX.I.M.8.C Emember multiply add estarct ammediate multiply sort estarct semediate multiply sort estarct ammediate multiply sort octiers floor EMULADDX.I.M.8.C Emember multiply add estarct ammediate multiply sort destarct ammediate multiply ugned doublets floor EMULADDX.I.M.8.C Emember multiply add estarct ammediate multiply ugned doublets floor EMULADDX.I.M.16.C Emember multiply add estarct ammediate multiply ugned doublets resing EMULADDX.I.M.16.C Emember multiply add estarct ammediate multiply ugned quidlets nearest EMULADDX.I.M.32.F Emember multiply add estarct ammediate multiply ugned quidlets floor EMULADX.I.M.64.C E	E.PIOLADUA.I.C.O.C	Ememble multiply add exit ist immediate signed complex bytes ceiling
EMULADDX.I.C.8.2 Ensemble multiply add estrict immediate ugned complex district rolling EMULADDX.I.C.16.C Ensemble multiply add estrict immediate ugned complex district rolling EMULADDX.I.C.16.N Ensemble multiply add estrict immediate ugned complex district rolling EMULADDX.I.C.16.Z Ensemble multiply add estrict immediate ugned complex district rolling EMULADDX.I.C.3.Z Ensemble multiply add estrict immediate ugned complex district rolling EMULADDX.I.C.3.Z Ensemble multiply add estrict immediate ugned complex quidets reling EMULADDX.I.C.3.Z Ensemble multiply add estrict immediate ugned complex quidets reling EMULADDX.I.C.3.Z Ensemble multiply add estrict immediate ugned complex quidets reling EMULADDX.I.C.3.Z Ensemble multiply add estrict immediate ugned complex quidets reling EMULADDX.I.C.64.C Ensemble multiply add estrict immediate ugned complex outlets reling EMULADDX.I.C.64.C Ensemble multiply add estrict immediate ugned complex outlets reling EMULADDX.I.C.64.P Ensemble multiply add estrict immediate ugned complex outlets floor EMULADDX.I.C.64.Z Ensemble multiply add estrict immediate ugned complex outlets floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate ugned complex outlets reling EMULADDX.I.M.B.C Ensemble multiply add estrict immediate ugned complex outlets floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate ugned domplex outlets reling EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned bytes floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned bytes floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned doublets releved EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned doublets releved EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned doublets releved EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned doublets releved EMULADDX.I.M.B.C Ensemble multiply add estrict immediate muled ugned quadlets floor EMULADDX.I.M.G.F Ensemble multiply add estr	E.MULADDX.I.C.8.F	Ensemble multiply add exiract immediate signed complex bytes floor
EMULADDX.I.C.16.C Ensemble multiply add estrict immediate ugned complex doublets rolling EMULADDX.I.C.16.F Ensemble multiply add estrict immediate ugned complex doublets floor EMULADDX.I.C.16.Z Ensemble multiply add estrict immediate ugned complex doublets novers. EMULADDX.I.C.32.C Ensemble multiply add estrict immediate ugned complex doublets novers. EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate ugned complex doublets novers. EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate ugned complex quadlets floor EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate ugned complex quadlets novers. EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate ugned complex quadlets novers. EMULADDX.I.C.64.C Ensemble multiply add estrict immediate ugned complex oction revol. EMULADDX.I.C.64.F Ensemble multiply add estrict immediate ugned complex oction floor EMULADDX.I.C.64.P Ensemble multiply add estrict immediate ugned complex oction floor EMULADDX.I.C.64.P Ensemble multiply add estrict immediate ugned complex oction revol. EMULADDX.I.C.64.P Ensemble multiply add estrict immediate ugned complex oction revol. EMULADDX.I.C.64.P Ensemble multiply add estrict immediate ugned complex oction revol. EMULADDX.I.M.B.C Ensemble multiply add estrict immediate ugned complex oction revol. EMULADDX.I.M.B.C Ensemble multiply add estrict immediate ugned doublets revold. EMULADDX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic floor EMULADDX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic doublets revold. EMULADX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic doublets revold. EMULADX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic doublets revold. EMULADX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic doublets revold. EMULADX.I.M.B.C Ensemble multiply add estrict immediate multiply uptic d	E MULADDX.I.C.8.N	Ememble multiply add ratract immediate signed complex bytes nearest
EMULADDX.I.C.16.F Ensemble multiply add estrict immediate signed complex doublest floor EMULADDX.I.C.16.N Ensemble multiply add estrict immediate signed complex doublest notes: EMULADDX.I.C.32.C Ensemble multiply add estrict immediate signed complex doublest revo EMULADDX.I.C.32.F Ensemble multiply add estrict immediate signed complex quidlest revo EMULADDX.I.C.32.N Ensemble multiply add estrict immediate signed complex quidlest floor EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate signed complex quidlest revo EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate signed complex quidlest revo EMULADDX.I.C.32.Z Ensemble multiply add estrict immediate signed complex quidlest revo EMULADDX.I.C.64.C Ensemble multiply add estrict immediate signed complex outlest revo EMULADDX.I.C.64.F Ensemble multiply add estrict immediate signed complex outlest revo EMULADDX.I.C.64.Z Ensemble multiply add estrict immediate signed complex outlest revo EMULADDX.I.C.64.Z Ensemble multiply add estrict immediate signed complex outlest revo EMULADDX.I.M.8.C Ensemble multiply add estrict immediate muled signed bytes celling EMULADDX.I.M.8.R Ensemble multiply add estrict immediate muled signed bytes revied EMULADDX.I.M.8.R Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.8.R Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.8.C Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.16.C Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.16.N Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.16.Z Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.32.N Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.32.N Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.64.C Ensemble multiply add estrict immediate muled signed doublest revied EMULADDX.I.M.64.P Ensemble multi	E.MULADD.X.I.C.8.Z	Ensemble multiply add extract immediate signed complex bytes zero
EMULADDX.I.C.16.N Ensemble multiply add estruct immediate signed complex doublest novers. EMULADDX.I.C.32.C Ensemble multiply add estruct immediate signed complex doublest revo. EMULADDX.I.C.32.C Ensemble multiply add estruct immediate signed complex quadlest resing. EMULADDX.I.C.32.N Ensemble multiply add estruct immediate signed complex quadlest review. EMULADDX.I.C.32.N Ensemble multiply add estruct immediate signed complex quadlest neveral ensurably add estruct immediate signed complex outlest review. EMULADDX.I.C.64.C Ensemble multiply add estruct immediate signed complex outlest revolution. EMULADDX.I.C.64.P Ensemble multiply add estruct immediate signed complex outlest revolution. EMULADDX.I.C.64.C Ensemble multiply add estruct immediate signed complex outlest neveral ensurable signed potes coloring. EMULADDX.I.M.8.C Ensemble multiply add estruct immediate signed optics outlest revolution. EMULADDX.I.M.8.N Ensemble multiply add estruct immediate mused signed bytes floor. EMULADDX.I.M.8.N Ensemble multiply add estruct immediate mused signed bytes neveral. EMULADDX.I.M.16.C Ensemble multiply add estruct immediate mused signed doublest revolution. EMULADDX.I.M.16.N Ensemble multiply add estruct immediate mused signed doublest revolution. EMULADDX.I.M.16.Z Ensemble multiply add estruct immediate mused signed doublest revolution. EMULADDX.I.M.16.Z Ensemble multiply add estruct immediate mused signed doublest revolution. EMULADDX.I.M.32.N Ensemble multiply add estruct immediate mused signed doublest revolution. EMULADDX.I.M.32.N Ensemble multiply add estruct immediate mused signed doublest revolution. EMULADDX.I.M.64.P Ensemble multiply add estruct immediate mused signed doublest neveral ensemble multiply add estruct immediate mused signed doublest neveral ensemble multiply add estruct immediate mused sig	E.MULADD.X.I.C.16.C	Ensemble multiply add extract immediate ugned complex doublets crising
EMULADDX.I.C.16.Z EMULADDX.I.C.32.C EMULADDX.I.C.32.C EMULADDX.I.C.32.F EMULADDX.I.C.32.F EMULADDX.I.C.32.F EMULADDX.I.C.32.F EMULADDX.I.C.32.F EMULADDX.I.C.32.N Ememble multiply add extract immediate signed complex quadret from the multiply add extract immediate signed complex quadret from the multiply add extract immediate signed complex quadret rener the multiply add extract immediate signed complex quadret rener the multiply add extract immediate signed complex quadret rener the multiply add extract immediate signed complex outlets rener the multiply add extract immediate signed complex outlets rener the multiply add extract immediate signed complex outlets rener the multiply add extract immediate signed complex outlets rener the multiply add extract immediate signed complex outlets rener the multiply add extract immediate signed complex outlets rener the multiply add extract immediate signed tomplex outlets rener the multiply add extract immediate multiply add extract immediate multiply add extract immediate multiply provide provide the multiply add extract immediate multiply provide provide provide provide the multiply add extract immediate multiply signed doublets reverting the multiply add extract immediate multiply add extract immediate multiply add extract immediate multiply add extract immediate multiply addictors rener the multiply addictors immediate multiply addictors rener the mul	E.MULADDX.I.C.16.F	Ememble multiply add extract immediate signed complex doublets floor
EMULADDX.I.C.32.C EMULADDX.I.C.32.F Enemble multiply add extract immediate signed complex quildies resing. EMULADDX.I.C.32.F EMULADDX.I.C.32.N Enemble multiply add extract immediate signed complex quildies floor EMULADDX.I.C.32.Z Enemble multiply add extract immediate signed complex quildies revied EMULADDX.I.C.64.C Enemble multiply add extract immediate signed complex octies resing EMULADDX.I.C.64.C Ememble multiply add extract immediate signed complex octies record EMULADDX.I.C.64.F Enemble multiply add extract immediate signed complex octies floor EMULADDX.I.C.64.F Ememble multiply add extract immediate signed complex octies floor EMULADDX.I.M.8.C Ememble multiply add extract immediate signed complex octies floor EMULADDX.I.M.8.F Enemble multiply add extract immediate multiply activate signed complex octies record EMULADDX.I.M.8.N Ememble multiply add extract immediate multiply signed bytes floor EMULADDX.I.M.8.D Ememble multiply add extract immediate multiply signed bytes floor EMULADDX.I.M.8.C Ememble multiply add extract immediate multiply signed bytes revied EMULADDX.I.M.8.C Ememble multiply add extract immediate multiply signed doubles revied EMULADDX.I.M.16.C Ememble multiply add extract immediate multiply signed doubles revied EMULADDX.I.M.16.F Ememble multiply add extract immediate multiply signed doubles revied EMULADDX.I.M.32.C EMULADDX.I.M.32.C EMULADDX.I.M.32.C Ememble multiply add extract immediate multiply signed quadlets floor EMULADDX.I.M.32.C EMULADDX.I.M.32.C Ememble multiply add extract immediate multiply signed quadlets revied EMULADDX.I.M.32.C Ememble multiply add extract immediate multiply signed quadlets revied EMULADDX.I.M.64.C Ememble multiply add extract immediate multiply signed quadlets revied EMULADDX.I.M.64.C Ememble multiply add extract immediate multiple signed doublets revied EMULADDX.I.M.64.C Ememble multiply add extract immediate signed doublets revied EMULADDX.I.R.64.C Ememble multiply add extract immediate signed bytes floor	C.MOLADDA.I.C. 10.14	
E.MUL.ADD.X.I.C.32.N Ensemble multiply add extract immediate ugined complex quadrets neveral E.MUL.ADD.X.I.C.32.N Ensemble multiply add extract immediate ugined complex quadrets neveral E.MUL.ADD.X.I.C.64.C Ensemble multiply add extract immediate ugined complex quadrets zero E.MUL.ADD.X.I.C.64.F Ensemble multiply add extract immediate ugined complex octies floor E.MUL.ADD.X.I.C.64.F Ensemble multiply add extract immediate ugined complex octies floor E.MUL.ADD.X.I.C.64.F Ensemble multiply add extract immediate ugined complex octies floor E.MUL.ADD.X.I.C.64.Z Ernemble multiply add extract immediate ugined complex octies review E.MUL.ADD.X.I.M.8.C Ensemble multiply add extract immediate mixed ugined bytes colorly E.MUL.ADD.X.I.M.8.N Ensemble multiply add extract immediate mixed ugined bytes floor E.MUL.ADD.X.I.M.8.N Ensemble multiply add extract immediate mixed ugined bytes nevied E.MUL.ADD.X.I.M.8.Z Ensemble multiply add extract immediate mixed ugined bytes review E.MUL.ADD.X.I.M.16.C Ensemble multiply add extract immediate mixed ugined disublets review E.MUL.ADD.X.I.M.16.N Ensemble multiply add extract immediate mixed ugined doublets floor E.MUL.ADD.X.I.M.16.N Ensemble multiply add extract immediate mixed ugined doublets floor E.MUL.ADD.X.I.M.16.Z Ensemble multiply add extract immediate mixed ugined doublets review E.MUL.ADD.X.I.M.16.Z Ensemble multiply add extract immediate mixed ugined doublets review E.MUL.ADD.X.I.M.32.C Ensemble multiply add extract immediate mixed ugined doublets floor E.MUL.ADD.X.I.M.32.C Ensemble multiply add extract immediate mixed ugined doublets review E.MUL.ADD.X.I.M.32.N Ensemble multiply add extract immediate mixed ugined quadrets review E.MUL.ADD.X.I.M.64.C Ensemble multiply add extract immediate mixed ugined oxides review E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract immediate mixed ugined oxides review E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract immediate ugined oxides review Ensemble multiply add extract immediate ugined oxides review Ensemble multiply add extract im	E.MOLADDA.I.C. 162	
E.MUL.ADD.X.I.C.32.N Ensemble multiply add estract animediate ugined complex quadres neared E.MUL.ADD.X.I.C.32.Z Ensemble multiply add estract animediate ugined complex octiens ceiling E.MUL.ADD.X.I.C.64.C Ensemble multiply add estract animediate ugined complex octiens floor E.MUL.ADD.X.I.C.64.N Ensemble multiply add estract animediate ugined complex octiens floor E.MUL.ADD.X.I.C.64.N Ensemble multiply add estract animediate ugined complex octiens floor E.MUL.ADD.X.I.C.64.Z Ensemble multiply add estract animediate ugined complex octiens e.MUL.ADD.X.I.M.8.C Ensemble multiply add estract animediate multiply dot estract animediate multiply bytes floor E.MUL.ADD.X.I.M.8.F Ensemble multiply add estract animediate multiply and estract animediate multiply and estract animediate multiply and estract animediate multiply and estract animediate ugined bytes nearest E.MUL.ADD.X.I.M.8.Z Ensemble multiply add estract animediate multiply and estract animediate multiply and estract animediate multiply and estract animediate multiply and dubbers floor E.MUL.ADD.X.I.M.16.C Ensemble multiply add estract animediate multiply and dubbers floor E.MUL.ADD.X.I.M.16.N Ensemble multiply add estract animediate multiply and dubbers renerst E.MUL.ADD.X.I.M.16.X Ensemble multiply add estract animediate multiply and dubbers renerst E.MUL.ADD.X.I.M.32.C Ensemble multiply add estract animediate multiply and quadres floor E.MUL.ADD.X.I.M.32.X Ensemble multiply add estract animediate multiply and quadres floor E.MUL.ADD.X.I.M.32.X Ensemble multiply add estract animediate multiply and estract animediate signed outless colong E.MUL.ADD.X.I.M.64.X Ensemble multiply add estract animediate signed bytes noirest E.MUL.ADD.X.I.M.64.X Ensemble multiply add estract animedia	E.MOLADDA.I.C.32.C	
E.MULADDX.I.C.32.Z Ensemble multiply add estract immediate ugined complex quadrets zero E.MULADDX.I.C.64.C Ensemble multiply add estract immediate ugined complex octiens resing E.MULADDX.I.C.64.N Ensemble multiply add estract immediate ugined complex octiens floor E.MULADDX.I.C.64.N Ensemble multiply add estract immediate ugined complex octiens floor E.MULADDX.I.C.64.Z Ensemble multiply add estract immediate ugined complex octiens revers E.MULADDX.I.M.8.C Ensemble multiply add estract immediate multiply dispersional E.MULADDX.I.M.8.F Ensemble multiply add estract immediate multiply bytes floor E.MULADDX.I.M.8.N Ensemble multiply add estract immediate multiply bytes revers E.MULADDX.I.M.8.N Ensemble multiply add estract immediate multiply dispersional E.MULADDX.I.M.8.C Ensemble multiply add estract immediate multiply dispersional E.MULADDX.I.M.16.C Ensemble multiply add estract immediate multiply dispersional ensemble upined doublets floor E.MULADDX.I.M.16.N Ensemble multiply add estract immediate multiply dispersional ensemble upined doublets review E.MULADDX.I.M.16.X Ensemble multiply add estract immediate multiply dispersional ensemble upined doublets review E.MULADDX.I.M.16.Z Ensemble multiply add estract immediate multiply upined quadrets floor E.MULADDX.I.M.32.C Ensemble multiply add estract immediate multiply upined quadrets floor E.MULADDX.I.M.32.X Ensemble multiply add estract immediate multiply upined quadrets floor E.MULADDX.I.M.32.X Ensemble multiply add estract immediate multiply upined quadrets floor E.MULADDX.I.M.64.C Ensemble multiply add estract immediate multiply cold estract immediate upined outlets ceining E.MULADDX.I.M.64.P Ensemble multiply add estract immediate upined bytes noted E.MULADDX.I.M.64.P Ensemble multiply add estract immediate upined bytes noted E.MULADDX.I.8.C Ensemble multiply add estract	LINULADDA.I.C.32.F	
E.MUL.ADDX.I.C.64.C Ensemble multiply add estract immediate signed complex octers floor E.MUL.ADDX.I.C.64.N Ensemble multiply add estract immediate signed complex octers floor E.MUL.ADDX.I.C.64.N Ensemble multiply add estract immediate signed complex octers newest E.MUL.ADDX.I.M.8.C Ensemble multiply add estract immediate signed complex octers review E.MUL.ADDX.I.M.8.F Ensemble multiply add estract immediate mixed signed bytes celling E.MUL.ADDX.I.M.8.N Ensemble multiply add estract immediate mixed signed bytes newedt E.MUL.ADDX.I.M.8.Z Ensemble multiply add estract immediate mixed signed bytes newedt E.MUL.ADDX.I.M.8.Z Ensemble multiply add estract immediate mixed signed bytes newedt E.MUL.ADDX.I.M.8.Z Ensemble multiply add estract immediate mixed signed doublets resiery E.MUL.ADDX.I.M.16.C Ensemble multiply add estract immediate mixed signed doublets floor E.MUL.ADDX.I.M.16.N Ensemble multiply add estract immediate mixed signed doublets newest E.MUL.ADDX.I.M.16.Z Ensemble multiply add estract immediate mixed signed doublets resiers E.MUL.ADDX.I.M.32.C Ensemble multiply add estract immediate mixed signed quadrets floor E.MUL.ADDX.I.M.32.P Ensemble multiply add estract immediate mixed signed quadrets floor E.MUL.ADDX.I.M.32.P Ensemble multiply add estract immediate mixed signed quadrets floor E.MUL.ADDX.I.M.32.P Ensemble multiply add estract immediate mixed signed quadrets neveral E.MUL.ADDX.I.M.64.P Ensemble multiply add estract immediate mixed signed octers floor E.MUL.ADDX.I.M.64.P Ensemble multiply add estract immediate mixed signed octers floor E.MUL.ADDX.I.M.64.P Ensemble multiply add estract immediate signed octers floor E.MUL.ADDX.I.M.64.P Ensemble multiply add estract immediate signed octers floor E.MUL.ADDX.I.B.F Ensemble multiply add estract immediate signed octers floor E.MUL.ADDX.I.B.F Ensemble multiply add estract immediate signed octers floor E.MUL.ADDX.I.B.R Ensemble multiply add estract immediate signed octers floor E.MUL.ADDX.I.B.R Ensemble multiply add estract immediate	C.MOLADDA.I.C.32.IV	
E.MULADDX.I.C.64.F Erremble multiply add estract immediate signed complex octient floor E.MULADDX.I.C.64.N Erremble multiply add estract immediate signed complex octient never E.MULADDX.I.C.64.N Erremble multiply add estract immediate signed complex octient review E.MULADDX.I.M.8.C Erremble multiply add estract immediate signed ostent floor E.MULADDX.I.M.64.C Erremble multiply add estract immediate signed ostent even E.MULADDX.I.M.64.C Finemble multiply add estract immediate signed ostent even e.MULADDX.I.M.64.C Finemble multiply add estract immediate signed ostent even e.MULADDX.I.M.64.C Finemble multiply add estract immediate signed ostent floor E.MULADDX.I.M.64.Z Finemble multiply add estract immediate signed ostent floor E.MULADDX.I.B.C Finemble multiply add estract immediate signed ostent floor E.MULADDX.I.B.C Finemble m	L.MULYUUX.I.C.32.2	· · · · · · · · · · · · · · · · · · ·
E.MULADDX.I.C.64.N Ensemble multiply add extract immediate signed complex octiens neveral E.MULADDX.I.C.64.Z Ensemble multiply add extract immediate signed complex octiens recomble multiply add extract immediate signed bytes ceiling E.MULADDX.I.M.8.C Ensemble multiply add extract immediate signed oxites related immediate adject oxites nevied E.MULADDX.I.M.64.R Ememble multiply add extract immediate signed bytes ceiling E.MULADDX.I.M.64.Z Ememble multiply add extract immediate signed bytes related immediate signed bytes re	E.MULADUA.I.C.84.C	
E.MULADDX.I.M.8.C Ensemble multiply add extract immediate signed bytes coloring E.MULADDX.I.M.8.F Ensemble multiply add extract immediate mixed signed bytes floor E.MULADDX.I.M.8.N Ensemble multiply add extract immediate mixed signed bytes floor E.MULADDX.I.M.8.N Ensemble multiply add extract immediate mixed signed bytes nearest E.MULADDX.I.M.8.Z Ensemble multiply add extract immediate mixed signed bytes rearest E.MULADDX.I.M.16.C Ensemble multiply add extract immediate mixed signed doublets coloring E.MULADDX.I.M.16.F Ensemble multiply add extract immediate mixed signed doublets rearest E.MULADDX.I.M.16.N Ensemble multiply add extract immediate mixed signed doublets nearest E.MULADDX.I.M.16.X Ensemble multiply add extract immediate mixed signed doublets rearest E.MULADDX.I.M.32.C Ensemble multiply add extract immediate mixed signed quadlets coloring E.MULADDX.I.M.32.C Ensemble multiply add extract immediate mixed signed quadlets floor E.MULADDX.I.M.32.N Ensemble multiply add extract immediate mixed signed quadlets floor E.MULADDX.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlets nearest E.MULADDX.I.M.64.C Ensemble multiply add extract immediate mixed signed quadlets reconsidered E.MULADDX.I.M.64.R Ensemble multiply add extract immediate mixed signed oction floor E.MULADDX.I.M.64.N Ensemble multiply add extract immediate mixed signed oction floor E.MULADDX.I.M.64.R Ensemble multiply add extract immediate mixed signed oction reasest E.MULADDX.I.M.64.R Ensemble multiply add extract immediate signed bytes coloring E.MULADDX.I.M.64.R Ensemble multiply add extract immediate signed bytes coloring E.MULADDX.I.R.C Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.R.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.R.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.R.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.R.R Ensemble multiply add extract immediate signed floorites nearest E.MULADDX.I.R.R En	E.MOLADDA.I.C.04.F	
E.MULADDX.I.M.8.C E.MULADDX.I.M.8.F E.MULADDX.I.M.8.F E.MULADDX.I.M.8.N E.MULADDX.I.M.8.N E.MULADDX.I.M.8.N E.MULADDX.I.M.8.2 E.MULADDX.I.M.8.C E.MULADDX.I.M.16.C E.MULADDX.I.M.16.C E.MULADDX.I.M.16.C E.MULADDX.I.M.16.C E.MULADDX.I.M.16.N E.MULADDX.I.M.16.N E.MULADDX.I.M.16.N E.MULADDX.I.M.16.N E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.N E.MULADDX.I.M.32.N E.MULADDX.I.M.32.N E.MULADDX.I.M.32.N E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.34.C E.MULADDX.I.M.34.C E.MULADDX.I.M.36.C E.MULADDX.I.M.36.C E.MULADDX.I.M.64.C E.MULADDX.I.R.64.C E.MULADDX.I.R.	E.MOLYADA.I.C.07.14	
E.MULADDX.I.M.8.F E.MULADDX.I.M.8.N E.MULADDX.I.M.8.N E.MULADDX.I.M.8.Z E.MULADDX.I.M.8.Z E.MULADDX.I.M.8.Z E.MULADDX.I.M.16.C E.MULADDX.I.M.16.C E.MULADDX.I.M.16.F E.MULADDX.I.M.16.N E.MULADDX.I.M.16.N E.MULADDX.I.M.16.N E.MULADDX.I.M.16.N E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.16.Z E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.N E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.32.C E.MULADDX.I.M.34.C E.MULADDX.I.M.36.C E.MULADDX.I.M.36.C E.MULADDX.I.M.64.C E.MULADDX.I.R.64.C E.MULADDX.I.	E.MOLADDA.I.C.042	
E.MULADDX.I.M.8.N Ensemble multiply add estract immediate mixed signed bytes nearest E.MULADDX.I.M.8.Z Ensemble multiply add estract immediate mixed signed bytes zero. E.MULADDX.I.M.16.C Ensemble multiply add estract immediate mixed signed doublets relief. E.MULADDX.I.M.16.N Ensemble multiply add estract immediate mixed signed doublets floor. E.MULADDX.I.M.16.N Ensemble multiply add estract immediate mixed signed doublets review E.MULADDX.I.M.16.Z Ensemble multiply add estract immediate mixed signed doublets revo. E.MULADDX.I.M.32.C Ensemble multiply add estract immediate mixed signed quadrets colong. E.MULADDX.I.M.32.F Ensemble multiply add estract immediate mixed signed quadrets floor. E.MULADDX.I.M.32.N Ensemble multiply add estract immediate mixed signed quadrets revo. E.MULADDX.I.M.32.Z Ensemble multiply add estract immediate mixed signed quadrets revo. E.MULADDX.I.M.64.C Ensemble multiply add estract immediate mixed signed oxforts reving. E.MULADDX.I.M.64.F Ensemble multiply add estract immediate mixed signed oxforts revo. E.MULADDX.I.M.64.N Ensemble multiply add estract immediate mixed signed oxforts zero. E.MULADDX.I.M.64.Z Ensemble multiply add estract immediate signed oxforts zero. E.MULADDX.I.M.64.Z Ensemble multiply add estract immediate signed oxforts zero. E.MULADDX.I.R.64.Z Ensemble multiply add estract immediate signed bytes (relieng E.MULADDX.I.R.64.Z Ensemble multiply add estract immediate signed bytes floor. E.MULADDX.I.R.64.Z Ensemble multiply add estract immediate signed bytes nearest. E.MULADDX.I.R.8.Z Ensemble multiply add estract immediate signed bytes nearest. E.MULADDX.I.R.8.Z Ensemble multiply add estract immediate signed bytes nearest. E.MULADDX.I.R.8.Z Ensemble multiply add estract immediate signed bytes nearest. E.MULADDX.I.R.8.Z Ensemble multiply add estract immediate signed bytes nearest. E.MULADDX.I.R.8.Z Ensemble multiply add estract immediate signed bytes nearest. E.MULADDX.I.R.8.Z Ensemble multiply add estract immediate signed bytes floor.	L.MOLYDDX.I.M.O.C	
E.MUL.ADDX.I.M.8.2 Ensemble multiply add extract immediate mixed signed bytes zero. E.MUL.ADDX.I.M.16.C Ensemble multiply add extract immediate mixed signed doublets related E.MUL.ADDX.I.M.16.N Ensemble multiply add extract immediate mixed signed doublets nearest. E.MUL.ADDX.I.M.16.N Ensemble multiply add extract immediate mixed signed doublets review E.MUL.ADDX.I.M.16.Z Ensemble multiply add extract immediate mixed signed doublets zero. E.MUL.ADDX.I.M.32.C Ensemble multiply add extract immediate mixed signed quadlets cosing. E.MUL.ADDX.I.M.32.F Ensemble multiply add extract immediate mixed signed quadlets floor. E.MUL.ADDX.I.M.32.N Ensemble multiply add extract immediate mixed signed quadlets nearest. E.MUL.ADDX.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlets retro. E.MUL.ADDX.I.M.64.C Ensemble multiply add extract immediate mixed signed orders floor. E.MUL.ADDX.I.M.64.N Ensemble multiply add extract immediate mixed signed orders floor. E.MUL.ADDX.I.M.64.2 Ensemble multiply add extract immediate mixed signed orders zero. E.MUL.ADDX.I.M.64.2 Ensemble multiply add extract immediate signed bytes ceiling. E.MUL.ADDX.I.B.C Ensemble multiply add extract immediate signed bytes ceiling. E.MUL.ADDX.I.B.C Ensemble multiply add extract immediate signed bytes review. E.MUL.ADDX.I.B.R. Ensemble multiply add extract immediate signed bytes nearest. E.MUL.ADDX.I.B.R. Ensemble multiply add extract immediate signed bytes nearest. E.MUL.ADDX.I.B.R. Ensemble multiply add extract immediate signed bytes nearest. E.MUL.ADDX.I.B.R. Ensemble multiply add extract immediate signed doublets review. E.MUL.ADDX.I.B.R. Ensemble multiply add extract immediate signed doublets review.	E.INOLADDA.I.IN.O.F	
E.MUL.ADDX.I.M.16.C Ensemble multiply add extract immediate mixed signed doublets relieng E.MUL.ADDX.I.M.16.F Ensemble multiply add extract immediate mixed signed doublets nearest E.MUL.ADDX.I.M.16.N Ensemble multiply add extract immediate mixed signed doublets nearest E.MUL.ADDX.I.M.16.Z Ensemble multiply add extract immediate mixed signed doublets zero E.MUL.ADDX.I.M.32.C Ensemble multiply add extract immediate mixed signed quadlets celling E.MUL.ADDX.I.M.32.F Ensemble multiply add extract immediate mixed signed quadlets nearest E.MUL.ADDX.I.M.32.N Ensemble multiply add extract immediate mixed signed quadlets nearest E.MUL.ADDX.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlets retro E.MUL.ADDX.I.M.64.C Ensemble multiply add extract immediate mixed signed octies from E.MUL.ADDX.I.M.64.F Ensemble multiply add extract immediate mixed signed octies from E.MUL.ADDX.I.M.64.N Ensemble multiply add extract immediate mixed signed octies nearest E.MUL.ADDX.I.M.64.Z Ensemble multiply add extract immediate signed bytes celling E.MUL.ADDX.I.8.C Ensemble multiply add extract immediate signed bytes celling E.MUL.ADDX.I.8.N Ensemble multiply add extract immediate signed bytes review E.MUL.ADDX.I.8.N Ensemble multiply add extract immediate signed bytes review E.MUL.ADDX.I.8.N Ensemble multiply add extract immediate signed bytes review E.MUL.ADDX.I.8.N Ensemble multiply add extract immediate signed bytes review E.MUL.ADDX.I.8.N Ensemble multiply add extract immediate signed bytes review E.MUL.ADDX.I.8.N Ensemble multiply add extract immediate signed bytes review E.MUL.ADDX.I.8.Z Ensemble multiply add extract immediate signed doublets celling E.MUL.ADDX.I.8.Z Ensemble multiply add extract immediate signed doublets celling	C.MOCADOX.I.MI.O.IA	
E.MULADDX.I.M.16.F Ensemble multiply add extract immediate mixed signed doublest nearest E.MULADDX.I.M.16.N Ensemble multiply add extract immediate mixed signed doublest nearest E.MULADDX.I.M.16.Z Ensemble multiply add extract immediate mixed signed doublest rearest E.MULADDX.I.M.32.C Ensemble multiply add extract immediate mixed signed quadlest ceiling E.MULADDX.I.M.32.F Ensemble multiply add extract immediate mixed signed quadlest floor E.MULADDX.I.M.32.N Ensemble multiply add extract immediate mixed signed quadlest nearest E.MULADDX.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlest zero E.MULADDX.I.M.64.C Ensemble multiply add extract immediate mixed signed orders ceiling E.MULADDX.I.M.64.F Ensemble multiply add extract immediate mixed signed orders floor E.MULADDX.I.M.64.N Ensemble multiply add extract immediate mixed signed orders zero E.MULADDX.I.M.64.Z Ensemble multiply add extract immediate signed bytes ceiling E.MULADDX.I.B.C Ensemble multiply add extract immediate signed bytes ceiling E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes floor E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R Ensemble multiply add extract immediate signed bytes nearest E.MULADDX.I.B.R	LINULYDDXIIIN.O.Z	
E.MUL.ADD.X.I.M.16.N Erremble multiply add extract immediate mixed signed doublets review E.MUL.ADD.X.I.M.32.C Erremble multiply add extract immediate mixed signed doublets zero E.MUL.ADD.X.I.M.32.F Erremble multiply add extract immediate mixed signed quadlets ceiling E.MUL.ADD.X.I.M.32.N Erremble multiply add extract immediate mixed signed quadlets floor E.MUL.ADD.X.I.M.32.N Erremble multiply add extract immediate mixed signed quadlets nearest E.MUL.ADD.X.I.M.32.Z Erremble multiply add extract immediate mixed signed quadlets zero E.MUL.ADD.X.I.M.64.C Erremble multiply add extract immediate mixed signed octies crossing E.MUL.ADD.X.I.M.64.F Erremble multiply add extract immediate mixed signed octies from E.MUL.ADD.X.I.M.64.N Erremble multiply add extract immediate mixed signed octies zero E.MUL.ADD.X.I.M.64.Z Erremble multiply add extract immediate signed bytes cosing E.MUL.ADD.X.I.8.C Frisemble multiply add extract immediate signed bytes cosing E.MUL.ADD.X.I.8.F Erremble multiply add extract immediate signed bytes floor E.MUL.ADD.X.I.8.N Erremble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Erremble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Erremble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Erremble multiply add extract immediate signed doublets colong	LINULADDA.I.IN. TO.C	
E.MUL.ADD.X.I.M.32.C Erremble multiply add extract immediate mixed signed doublets zero E.MUL.ADD.X.I.M.32.F Erremble multiply add extract immediate mixed signed quadlets cessing E.MUL.ADD.X.I.M.32.N Erremble multiply add extract immediate mixed signed quadlets floor E.MUL.ADD.X.I.M.32.N Erremble multiply add extract immediate mixed signed quadlets review E.MUL.ADD.X.I.M.32.Z Erremble multiply add extract immediate mixed signed quadlets zero E.MUL.ADD.X.I.M.64.C Erremble multiply add extract immediate mixed signed orders cessing E.MUL.ADD.X.I.M.64.F Erremble multiply add extract immediate mixed signed orders floor E.MUL.ADD.X.I.M.64.N Erremble multiply add extract immediate mixed signed orders zero E.MUL.ADD.X.I.M.64.Z Erremble multiply add extract immediate signed bytes cessing E.MUL.ADD.X.I.R.64.Z Fromble multiply add extract immediate signed bytes cessing E.MUL.ADD.X.I.R.F Fromble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.R.R Fromble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.R.R Fromble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.R.R Fromble multiply add extract immediate signed bytes review E.MUL.ADD.X.I.R.R Fromble multiply add extract immediate signed bytes review E.MUL.ADD.X.I.R.R Fromble multiply add extract immediate signed doublets cessing E.MUL.ADD.X.I.R.R Fromble multiply add extract immediate signed doublets cessing	ENVOLVEDOXINAL TOLF	
E.MUL.ADD.X.I.M.32.F Emember multiply add extract immediate mixed signed quadlets celling E.MUL.ADD.X.I.M.32.F Emember multiply add extract immediate mixed signed quadlets floor E.MUL.ADD.X.I.M.32.N Ensemble multiply add extract immediate mixed signed quadlets nearest E.MUL.ADD.X.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlets zero E.MUL.ADD.X.I.M.64.C Ememble multiply add extract immediate mixed signed octiens celling E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract immediate mixed signed octiens floor E.MUL.ADD.X.I.M.64.N Ememble multiply add extract immediate mixed signed octiens zero E.MUL.ADD.X.I.M.64.Z Ensemble multiply add extract immediate signed bytes celling E.MUL.ADD.X.I.B.C Finsemble multiply add extract immediate signed bytes celling E.MUL.ADD.X.I.B.R Ensemble multiply add extract immediate signed bytes floor E.MUL.ADD.X.I.B.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.Z Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.Z Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.Z Ensemble multiply add extract immediate signed doublets coling	LINULADOX.I.IN. TO.IA	
E.MUL.ADD.X.I.M.32.F Ensemble multiply add extract animodate mixed signed quadlets floor E.MUL.ADD.X.I.M.32.N Ensemble multiply add extract animodate mixed signed quadlets nearest E.MUL.ADD.X.I.M.32.Z Ensemble multiply add extract animodate mixed signed quadlets reared E.MUL.ADD.X.I.M.64.C Ensemble multiply add extract animodate mixed signed octions floor E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract animodate mixed signed octions floor E.MUL.ADD.X.I.M.64.N Ensemble multiply add extract animodate mixed signed octions nearest E.MUL.ADD.X.I.M.64.Z Ensemble multiply add extract animodate signed octions floor E.MUL.ADD.X.I.R.C Ensemble multiply add extract animodate signed bytes cosing E.MUL.ADD.X.I.R.F Ensemble multiply add extract animodate signed bytes floor E.MUL.ADD.X.I.R.N Ensemble multiply add extract animodate signed bytes nearest E.MUL.ADD.X.I.R.Z Ensemble multiply add extract animodate signed bytes nearest E.MUL.ADD.X.I.R.Z Ensemble multiply add extract animodate signed bytes nearest E.MUL.ADD.X.I.R.Z Ensemble multiply add extract animodate signed doublets cosing	E.MOLADOX.1.141.16.2	
E.MUL.ADD.X.I.M.32.N Ensemble multiply add extract immediate mixed signed quadlets nearest E.MUL.ADD.X.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlets nearest E.MUL.ADD.X.I.M.64.C Ensemble multiply add extract immediate mixed signed octiens from E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract immediate mixed signed octiens from E.MUL.ADD.X.I.M.64.N Ensemble multiply add extract immediate mixed signed octiens nearest E.MUL.ADD.X.I.M.64.Z Ensemble multiply add extract immediate signed bytes ceiling E.MUL.ADD.X.I.B.C Ensemble multiply add extract immediate signed bytes from E.MUL.ADD.X.I.B.F Ensemble multiply add extract immediate signed bytes from E.MUL.ADD.X.I.B.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.Z Ensemble multiply add extract immediate signed doublets coling	E.MOLY DOX.I.M.32.C	
E.MUL.ADD.X.I.M.32.Z Ensemble multiply add extract immediate mixed signed quadlets zero E.MUL.ADD.X.I.M.64.C Ensemble multiply add extract immediate mixed signed orders resing E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract immediate mixed signed orders from E.MUL.ADD.X.I.M.64.N Ensemble multiply add extract immediate mixed signed orders zero E.MUL.ADD.X.I.M.64.Z Ensemble multiply add extract immediate signed bytes ceiling E.MUL.ADD.X.I.B.C Frisemble multiply add extract immediate signed bytes ceiling E.MUL.ADD.X.I.B.F Ensemble multiply add extract immediate signed bytes floor E.MUL.ADD.X.I.B.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.B.Z Ensemble multiply add extract immediate signed bytes review E.MUL.ADD.X.I.B.Z Ensemble multiply add extract immediate signed doublets coling	E.MOLADDA.I.M.32.F	
E.MUL.ADD.X.I.M.64.C Ensemble multiply add extract immediate mixed signed orders resing E.MUL.ADD.X.I.M.64.F Ensemble multiply add extract immediate mixed signed orders from E.MUL.ADD.X.I.M.64.N Ensemble multiply add extract immediate mixed signed orders nearest E.MUL.ADD.X.I.M.64.Z Ensemble multiply add extract immediate signed orders zero E.MUL.ADD.X.I.8.C Ensemble multiply add extract immediate signed bytes cosing E.MUL.ADD.X.I.8.F Ensemble multiply add extract immediate signed bytes floor E.MUL.ADD.X.I.8.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract immediate signed bytes rearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract immediate signed doublets cosing	L.MOLADDA.I.M.32.IV	
E.MUL.ADD.X.I.M.64.F Erremble multiply add extract mimediate mixed signed octies from E.MUL.ADD.X.I.M.64.N Erremble multiply add extract mimediate mixed signed octies nearest E.MUL.ADD.X.I.M.64.Z Erremble multiply add extract mimediate signed octies zero E.MUL.ADD.X.I.8.C Erremble multiply add extract mimediate signed bytes cosing E.MUL.ADD.X.I.8.F Erremble multiply add extract mimediate signed bytes floor E.MUL.ADD.X.I.8.N Erremble multiply add extract mimediate signed bytes nearest E.MUL.ADD.X.I.8.Z Erremble multiply add extract mimediate signed bytes recovered E.MUL.ADD.X.I.8.Z Erremble multiply add extract mimediate signed doublets coling	E.MOLADOA.I.M.32.2	
E.MUL.ADD.X.I.M.64.N Ensemble multiply add extract immediate mixed signed notices nearest E.MUL.ADD.X.I.M.64.Z Ensemble multiply add extract immediate signed orders zero E.MUL.ADD.X.I.8.C Ensemble multiply add extract immediate signed bytes (resing E.MUL.ADD.X.I.8.F Ensemble multiply add extract immediate signed bytes floor E.MUL.ADD.X.I.8.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract immediate signed doublets coling	E.MOCADDA.I M.04.C	
E.MUL.ADD.X.I.N.64.Z Emember multiply add extract emissioner signed orders zero E.MUL.ADD.X.I.8.C Friender multiply add extract emissioner signed bytes color E.MUL.ADD.X.I.8.F Ensemble multiply add extract emissioner signed bytes floor E.MUL.ADD.X.I.8.N Ensemble multiply add extract emissioner signed bytes nearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract emissioner signed bytes nearest E.MUL.ADD.X.I.8.Z Ensemble multiply add extract emissioner signed doublets color	E.MOLADOX.I.M.64.F	
E.MUL.ADD.X.I.8.C Friembir multiply add extract immediate signed bytes craing E.MUL.ADD.X.I.8.F Friembir multiply add extract immediate signed bytes floor E.MUL.ADD.X.I.8.N Errembir multiply add extract immediate signed bytes nearest E.MUL.ADD.X.I.8.Z Errembir multiply add extract immediate signed bytes zero E.MUL.ADD.X.I.16.C Errembir multiply add extract immediate signed doublets colorig	L.MOLADD.X.I.M.04.I4	
E.MUL.ADD.X.1.8.F Friendle multiply add extract immediate signed bytes floor E.MUL.ADD.X.1.8.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.1.8.Z Ensemble multiply add extract immediate signed bytes zero E.MUL.ADD.X.1.16.C Ensemble multiply add extract immediate signed doublets college	E.MOEZ DOX.I.M.OT.Z	
E.MUL.ADD.X.1.8.N Ensemble multiply add extract immediate signed bytes nearest E.MUL.ADD.X.1.8.Z Ensemble multiply add extract immediate signed bytes zero E.MUL.ADD.X.1.16.C Ensemble multiply add extract immediate signed doublets college	E.MOEZ ODX.I.O.C	
E.MUL.ADD.X.I.8.Z Ensemble multiply add extract immediate signed bytes zero E.MUL.ADD.X.I.16.C Ensemble multiply add extract immediate signed doublets college	E.MOEZ OD X.I.U.I	
E.MUL.ADD.X.I.16.C Ememble multiply add extract immediate signed doublets college	L.MIOLADOX.I.S.IV	
E.INGEZ-DOX.I.TO.C	E.MOET DDX.I.U.Z	
E 6 41 11 4 D D 1/4 1 4 C Lovemble on Both and entract comment to consect description	E.MOEADDA.I. TO.C	
1 E.MULADDX.1.16.F	E.MULADDX.I.16.F	Ensemble multiply add eithart immediate signed doublets floor

المراجع	
E.MULADDX.I.16.N	Error-side multiply add extract immediate signed doublets neurest
E.MULADDXI.16.Z	Erriemble multiply add extract immediate signed doublets zero
E.MULADDX.1.32.C	Ememble mulaply add caract immediate signed quadlets colling
E.MULADDXI.32.F	Ememble multiply add extract immediate signed quadlets floor
E.MULADD.X.I.32.N	Ernemble multiply add extract immediate signed quadlets nearest
E.MULADDX.1.32.Z	Ememble multiply add extract immediate signed quadlets zero
E.MULADDX.1.64.C	Ememble multiply add extract immediate signed orders cosing
E.MULADD.X.I.64.F	Ernemble multiply add citract immediate signed octiets floor
E.MULADD.X.I.64.N	Ememble multiply add extract immediate signed orders nearest
E.MULADDX.I.64.Z	Ensemble multiply add extract immediate signed orders zero
E.MULADDX.I.U.8.C	Emember multiply add entract immediate unsigned bytes colong
E.MULADDX.I.U.8.F	Erriemble multiply add entract immediate unsigned bytes floor
E.MUL.ADD.X.I.U.B.N	Ensemble multiply add entract immediate unsigned bytes nearest
E.MULADD.X.I.U.16.C	Ensemble multiply add entract immediate unsigned doublets ceiling
E.MULADOX.LU.16.F	Ensemble multiply add citract immediate unsigned doublets floor
E.MULADDX.I.U.16.N	Ensemble multiply add citract immediate unsigned doublets nearest
E.MULADDX.I.U.32.C	Ememble multiply add extract immediate unsigned quadlets colling
E.MULADDX.I.U.32.F	Ensemble multiply add critiact immediate unsigned quadlets floor
E.MULADDX.I.U.32.N	Ememble multiply add entruct immediate unsigned quadlets nearest
E.MULADD.X.I.U.64.C	Ememble multiply add citract annedsate unsigned notices cosing
E.MUL.ADD.X.I.U.64.F	Ernemete multiply add entract immediate urrugned orders floor
E.MULADD.X.I.U.64.N	Ensemble multiply add eiteract immediate unsigned orders nearest

Format

E.op.size.rnd rd@rc,rb,i

rd=eopsizernd(rd,rc,rb,i)



```
sz ← log(size) - 3

case cp of

E.MULADD.X.I:

sh ← size - i - 1

E.MULADD.X.I.U, E.MULADD.X.I.M, E.MULADD.X.I.C:

sh ← size - i

endcase
```

Description


The contents of registers re and rb are partitioned into groups of operands of the size specified and multiplied, added or subtracted, or are catenated and partitioned into operands of twice the size specified. The contents of register rd are paramoned into groups of operands of the size specified and sign or zero ensemble and shifted as specified then added

to the group of values computed. The group of values is rounded, and limited as specified, yielding a group of results which is the size specified. The group of results is catenated and placed in register rd.


For mixed-signed multiplies, the contents of register re is signed, and the contents of register rb as unsigned. The extraction operation, the contents of register rd, and the result of mixed-signed multiplies are signed.

Z (zero) rounding is not defined for unsigned extract operations, and a ReservedInstruction exception is raised if attempted. F (floor) rounding will properly round unsigned results downward.

An ensemble multiply add extract immediate doublets instruction (E.MULADD.X.1.16 or E.MULADD.X.1.U.16) multiplies operand [h g f e d c b a] by operand [p o n m l k j i], then adding [x w v u t s r q], yielding the products [hp+x go+w fn+v em+u dl+t ck+s bj+r ai+q], rounded and limited as specified:




Another illustration of ensemble multiply add extract immediate doublets instruction (F.MUI_ADDXI.16 or F.MUI_ADD.X.I.U.16):




Ensemble multiply add extract immediate doublets

An ensemble multiply add extract immediate complex doublets instruction (E.MUL_ADD.X.I.C.16 or G.MUL_ADD.X.I.U.16) multiplies operand [h g f e d c b a] by operand [p o n m l k j i], then adding [x w v u t s r q], yielding the result [gp+ho+x go-hp+w en+fm+v em-fn+u cl+dk+t ck-dl+s aj+bi+r ai-bj+q], rounded and limited as specified. Note that this instruction prefers an organization of complex numbers in which the real part is located to the right (tower precision) of the imaginary part.:



MicroUnity

Another illustration of ensemble multiply extract immediate complex doublets instruction (F_MUI_ADD.X.I.C.16).:



Ensemble multiply add extract immediate complex doublets

Definition

endcase

```
def mulisize.h.vs.v.i.ws.w.jl as
                            with on the the transfer of th
enddel
def EnsembleExtractimmediateInplacejop.rnd.size,rd,rc,rb,shj
                           d ← RegReadird, 128)
                          c ← RegReadire, 1281
                          b ← RegReadirb, 128)
                          case op of
                                                       EMULADOXI, EMULADOXIC
                                                                                   ds - 1
                                                                                 CS ← 1
                                                                                 bs \leftarrow 1
                                                    E MULADO XI.M
                                                                                 ds ← 1
                                                                                 cs ← 0
                                                                                bs - 1
                                                   E MULADOX I.U:
                                                                              ds \leftarrow 0
                                                                              cs - 0
                                                                              bs \leftarrow 0
                                                                              # md = Z then
                                                                                                         raise Reservedinstruction
```

```
case op of
            EMULADDXI, EMULADDXI, EMULADDXI,M:
                  h \leftarrow 2^{\text{size}} + 1
            E.MULADOXI.C:
                 h ← (2°sze) + 2
      endcase
      r \leftarrow h - size \cdot sh \cdot 1 \cdot (cs and bs)
      for i \leftarrow 0 to 128-size by size
           di - flds and disert | h-size-1 | [disert | 110]
            case op of
                 EMULADDXI, EMULADDXIM, EMULADDXIU:
                       p - multisze.h.cs.c.ubs.b.il + di
                 EMULADDXIC:
                       # 1 & size = 0 then
                            p ← mulisze,h,cs.c,ubs.b.ii - mulisze,h,cs.c,+sze,bs.b,+szej + di
                            p ← mulisize,h,cs.c,i,bs.b,+size) + mulisize,h,cs.c,i,bs.b,+size) + di
           endcase
           case rnd of
                 none, N:
                      s \leftarrow 0^{h-r} \cdot 11 \cdot p_r \cdot 11 \cdot p_r^{r-1}
                 Z:
                      s ← 0h-r 11 ph. 1
                      s - oh
                 C.
                      5 - 0h-1 11 11
           endcase
           v ← (|ds & pn-1|11p| + |011s|
           # Mn. resize = Ids & Vresize-11hel-resize then
                      Buze-In : ← Vuze-In I
           etse
                      asize-1+1.1 - ds ? Nh 11 - vhze-1) : 1size
           ende
     endfor
     RegWritefrd, 12C, at
enddef
```

Exceptions

ReservedInstruction

Ensemble Floating-point

These operations take two values from registers, perform a group of floating-point arithmetic operations on partitions of bits in the operands, and place the catenated results in a register.

Operation codes

EADD.F.16	Ensemble add floating-point half
EADD.F.16.C	Ensemble add floating-point half ceiling
EADD.F.16.F	Ensemble add floating-point half floor
EADD.F.16.N	Ensemble add floating-point half nearest
EADD.F.16.X	Ensemble add floating-point half exact
EADD.F.16.Z	Ensemble add floating-point half zero
EADD.F.32	Ensemble add floating-point single
EADD F.32.C	Ensemble add floating-point single ceiling
EADD.F.32.F	Ensemble add floating-point single floor
EADD.F.32.N	Ensemble add floating-point single nearest
EADD.F.32.X	Ensemble add floating-point single exact
E.ADD.F.32.Z	Ensemble 2dd floating-point single zero
E.ADD.F.64	Ensemble add floating-point double
E.ADD.F.64.C	Ensemble add floating-point double ceiling
EADD.F.64.F	Ensemble add floating-point double floor
EADD F.64.N	Ensemble add floating-point double nearest
EADDF.64X	Ensemble add floating-point double exact
EADD.F.64.Z	Ensemble add floating-point double zero
EADD.F.128	Ensemble add floating-point quad
EADD F 128.C	Ensemble add floating-coint quad ceiling
EADD.F.128.F	Ensemble add illoating-point quad floor
EADD.F.128.N	Ensemble add floating-point quad nearest
EADD.F.128X	Ensemble add floating-point quad exact
EADD.F.128.Z	Ensemble add floating-point quad zero
E.DIV.F.16	Ensemble divide floating-point half
E.DIV F. 16.C	Ensemble divide floating-poirit half ceiling
E.DIV.F. 16.F	Ensemble divide floating-point half floor
E.DIV.F.16.N	Ensemble divide floating-point half nearest
E.DIV.F.16.X	Ensemble divide fluating-point half exact
E.DIV.F. 16.Z	Ensemble divide floating-point half zero
E.DIV.F.32	Ensemble divide floating-point single
E.DIV.F.32.C	Ensemble divide floating-point single ceiling
E.DIV.F.32.F	Ensemble divide floating-point single floor
E.DIV.F.32.N	Ensemble divide floating-point single nearest
E.DIV.F.32.X	Ensemble divide floating-point single exact
E.DIV.F.32.Z	Ensemble divide floating-point single zero
E.DIV.F.64	Ensemble divide floating-point double
E.DIV.F.64.C	Ensemble divide floating-point double ceiling

E.DIV.F.64.F	Ensemble divide floating-point double floor
E.DIV.F.64.N	Ensemble divide floating-point double nearest
E.DIV.F.64.X	Ensemble divide floating-point double exact
E.DIV.F.64.Z	Ensemble divide floating-point double zero
E.DIV F.128	Ensemble divide floating-point quad
E.DIV.F.128.C	Ensemble divide floating-point quad ceiling
E.DIV.F.128.F	Ensemble divide floating-point quad floor
E.DIV.F.128.N	Ensemble divide floating-point quad nearest
E.DIV.F.128.X	Ensemble divide floating-point quad exact
E.DIV.F.128.Z	Ensemble divide floating-point quad zero
E.MUL.C.F.16	Ensemble multiply complex floating-point half
E.MUL.C.F.32	Ensemble multiply complex floating-point single
E.MUL.C.F.64	Ensemble multiply complex floating-point double
E.MUL.F. 16	Ensemble multiply floating-point half
E.MUL.F. 16.C	Ensemble multiply floating-point half ceiling
E.MUL.F. 16.F	Ensemble multiply floating-point half floor
E.MUL:F.16.N	Ensemble multiply floating-point half nearest
E.MUL.F. 16.X	Ensemble multiply floating-point half exact
E.MUL.F.16.Z	Ensemble multiply floating-point half zero
E.MUL.F.32	Ensemble multiply floating-point single
E.MUL.F.32.C	Ensemble multiply floating-point single ceiling
E.MUL.F.32.F	Ensemble multiply floating-point single floor
E.MUL.F.32.N	Ensemble multiply floating-point single nearest
E.MULF.32.X	Ensemble multiply floating-point single exact
E.MUL.F.32.Z	Ensemble multiply floating-point single zero
E.MUL.F.64	Ensemble multiply floating-point double
E.MUL.F.64.C	Ensemble multiply floating-point double ceiling
E.MUL.F.64.F	Ensemble multiply floating-point double floor
E.MUL.F.64.N	Ensemble multiply floating-point double nearest
E.MUL.F.64.X	Ensemble multiply floating-point double exact
E.MUL.F.64.Z	Ensemble multiply floating-point double zero
E.MUL.F.128	Ensemble multiply floating-point quad
E.MUL.F.128.C	Ensemble multiply floating-point quad ceiling
E.MUL.F.128.F	Ensemble multiply floating-point quad floor
E.MUL.F.128.N	Ensemble multiply floating-point quad nearest
E.MUL.F.128.X	Ensemble multiply floating-point quad exact
E.MUL.F. 128.Z	Ensemble multiply floating-point quad zero


Selection

class	OP	prec			round/trap						
add	EADDF	16	32	64	1/28	NONE	C	F	N	X	Z
divide	EDIVF	16	32	64	128	NONE	C	F	N	X	Z
multiply	EMULF	16	32	64	128	NONE	C	F	N	X	Z
complex multiply	EMUL.CF	16	32	64		NON					

Format

E.op.prec.round rd=rc,rb

rd=eopprecround(rc,rb)



Description

The contents of registers ra and rb are combined using the specified floating-point operation. The result is placed in register rc. The operation is rounded using the specified rounding option or using round-to-nearest if not specified. If a rounding option is specified, the operation raises a floating point exception if a floating-point invalid operation, divide by zero, overflow, or underflow occurs, or when specified, if the result is inexact. If a rounding option is not specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754.

Definition

```
def mul(size,v,i,w,j) as
     mul - fmulf[size, vsize-1+1...]. F[size, wsize-1+] |
enddef
def EnsembleFloatingPoint(op,prec,round,ra,rb,rc) as
     c ← RegRead(rc, 128)
     b ← RegRead(rb. 128)
     for i ← 0 to 128-prec by prec
           ci - Flprec.chprec-1 1
           bi ← F(prec,b<sub>i+prec-1</sub> il
           case op of
                EADD.F
                      ai ← faddr(ci,bi,round)
                E.MUL.F:
                      ai - fmul(ci,bi)
                 E.MUL.C.F:
                      if (i and prec) then
                            at - fadd(mul(prec,c,i,b,i-prec), mul(prec,c,i-prec,b,i))
                               ← fsub(mul(prec,c,l,b,l), mul(prec,c,+prec,b,+prec))
                      endif
                E DIV F .:
                      as - fdiv(ci,bi)
           endcase
           a<sub>i+prec-1 i</sub> ← PackF(prec, ai, round)
     endfor
     RegWrite[rd, 128, a]
enddel
```

Exceptions

Floating point arithmetic

Ensemble Inplace

These operations take operands from three registers, perform operations on partitions of bits in the operands, and place the concatenated results in the third register.

Operation codes

E.MULADD.8	Ensemble multiply signed bytes add doublets
E.MULADD.16	Ensemble multiply signed doublets add quadlets
E.MUL.ADD.32	Ensemble multiply signed quadlets add octlets
E.MULADD.64	Ensemble multiply signed octlets add hexlet
E.MUL.ADD.C.8	Ensemble multiply complex bytes add doublets
E.MULADD.C.16	Ensemble multiply complex doublets add quadlets
E.MULADD.C.32	Ensemble multiply complex quadlets add octlets
E.MULADD.M.8	Ensemble multiply mixed-signed bytes add doublets
E.MULADD.M.16	Ensemble multiply mixed-signed doublets add quadlets
E.MULADD.M.32	Ensemble multiply mixed-signed quadlets add octlets
E.MUL.ADD.M.64	Ensemble multiply mixed-signed octlets add hexlet
E.MULADD.U.8	Ensemble multiply unsigned bytes add doublets
E.MULADD.U.16	Ensemble multiply unsigned doublets add quadlets
E.MULADD.U.32	Ensemble multiply unsigned quadlets add octlets
E.MULADD.U.64	Ensemble multiply unsigned octlets add hexlet
E.MUL.SUB.8	Ensemble multiply signed bytes subtract doublets
E.MUL.SUB.16	Ensemble multiply signed doublets subtract quadlets
E.MUL.SUB.32	Ensemble multiply signed quadlets subtract octlets
E.MUL.SUB.64	Ensemble multiply signed octlets subtract hexlet
E.MUL.SUB.C.8	Ensemble multiply complex bytes subtract doublets
E.MUL.SUB.C.16	Ensemble multiply complex doublets subtract quadlets
E.MUL.SUB.C.32	Ensemble multiply complex quadlets subtract octlets
E.MUL.SUB.M.8	Ensemble multiply mixed-signed bytes subtract doublets
E.MUL.SUB.M.16	Ensemble multiply mixed-signed doublets subtract quadlets
E.MUL.SUB.M.32	Ensemble multiply mixed-signed quadlets subtract octlets
E.MUL.SUB.M.64	Ensemble multiply mixed-signed octlets subtract hexlet
E.MUL.SUB.U.8	Ensemble multiply unsigned bytes subtract doublets
E.MUL.SUB.U.16	Ensemble multiply unsigned doublets subtract quadlets
E.MUL.SUB.U.32	Ensemble multiply unsigned quadlets subtract octlets
E.MUL.SUB.U.64	Ensemble multiply unsigned octlets subtract hexlet


Selection

class	ор	type	pred			
multiply	E.MUL.ADD	U M INCH	8	16	32	64
complex multiply	E.MUL.SUB	C	8	16	32	

Format

E.op.size rd=rc,rb

rd=gopsize(rd,rc,rb)



Description

The contents of registers rd, rc and rb are fetched. The specified operation is performed on these operands. The result is placed into register rd.

Register rd is both a source and destination and this instruction.

Definition

```
def mul(size,h,vs,v.i,ws,w,j) as
    mul \leftarrow (|vs\delta v_{size-1+i}|^{h-size} + |v_{size-1+i}|) + (|ws\delta w_{size-1+j}|^{h-size} + |w_{size-1+j}|)
enddef
def EnsembleInplace(op,size,rd,rc,rb) as
    if size=1 then
         raise ReservedInstruction
    endif
    d ← RegRead(rd, 128)
    c ← RegRead(rc. 128)
    b ← RegRead(rb. 128)
    case op of
         E.MULADD, E.MULSUB, E.MULADDC, E.MULSUBC:
              cs \leftarrow 1
              bs ← 1
         E.MULADDM, E.MULSUBM:
              cs \leftarrow 0
              bs \leftarrow 1
         E.MUL.ADDU, E.MULSUBU:
              cs \leftarrow 0
              bs \leftarrow 0
    endcase
    h ← 2'size
    for i \leftarrow 0 to 64-size by size
         di ← d2+(i+size)-1.2+i
         case op of
              E.MULADD, E.MULADDU, E.MULADDM:
                   p \leftarrow mul(size,h,cs,c,i,bs,b,i) + di
              E.MULADDC:
                   if i & size = 0 then
                        else
                        endif
              E.MULSUB, E.MULSUB.U, E.MULSUB.M:
                   p ← mul(size,h,cs,c,i,bs,b,i) - di
```

```
E.MULSUBC:

If 1 & size = 0 then

p ← mul(size,h,cs,c,i,bs,b,i) - mul(size,h,cs,c,i+size,bs,b,i+size) - di

else

p ← mul(size,h,cs,c,i,bs,b,i+size) + mul(size,h,cs,c,i,bs,b,i+size) - di

endif

endcase

al2*(i+size)-1...2*(← p)

endfor

RegWrite(rd, 128, a)
enddef

Exceptions
```

none

Ensemble Inplace Floating-point

These operations take operands from three registers, perform operations on partitions of bits in the operands, and place the concatenated results in the third register.

Operation codes

E.MUL.ADD.C.F.16	Ensemble multiply add complex floating-point half
E.MUL.ADD.C.F.32	Ensemble multiply add complex floating-point single
E.MUL.ADD.C.F.64	Ensemble multiply add complex floating-point double
E.MUL.ADD.F.16	Ensemble multiply add floating-point half
E.MUL.ADD.F.16.C	Ensemble multiply add floating-point half ceiling
E.MUL.ADD.F.16.F	Ensemble multiply add fluating-point half floor
E.MULADD.F.16.N	Ensemble multiply add floating-point half nearest
E.MULADD.F.16 X	Ensemble multiply add floating-point half exact
E.MUL.ADD.F.16.Z	Ensemble multiply add floating-point half zero
E.MUL.ADD.F.32	Ensemble multiply add floating-point single
E.MUL.ADD.F.32.C	Ensemble multiply add floating-point single ceiling
E.MUL.ADD.F.32.F	Ensemble multiply add floating-point single floor
E.MULADD.F.32.N	Ensemble multiply add floating-point single nearest
E.MUL.ADD.F.32.X	Ensemble multiply add floating-point single exact
E.MUL.ADD.F.32.Z	Ensemble multiply add floating-point single zero
E.MUL.ADD.F.64	Ensemble multiply add floating-point double
E.MULADD.F.64.C	Ensemble multiply add floating-point double ceiling
E.MUL.ADD.F.64.F	Ensemble multiply add floating-point double floor
E.MULADD.F.64.N	Ensemble multiply add floating-point double nearest
E.MUL.ADD.F.64.X	Ensemble multiply add floating-point double exact
E.MULADD.F.64.Z	Ensemble multiply add floating-point double zero
E.MULADD.F.128	Ensemble multiply add floating-point quad
E.MULADD.F.128.C	Ensemble multiply add floating-point quad ceiling
E.MULADD.F.128.F	Ensemble multiply add floating-point quad floor
E.MULADD.F 128.N	Ensemble multiply add floating-point quad nearest
E.MULADD.F.128.X	Ensemble multiply add floating-point quad exact
E.MULADD.F.128.Z	Ensemble multiply add floating-point quad zero
E.MUL.SUB.C.F.16	Ensemble multiply subtract complex floating-point half
E.MUL.SUB.C.F.32	Ensemble multiply subtract complex floating-point single
E.MUL.SUB.C.F.64	Ensemble multiply subtract complex floating-point double
E.MUL.SUB.F.16	Ensemble multiply subtract floating-point half
E.MUL.SUB.F.32	Ensemble multiply subtract floating-point single
E.MUL.SUB.F.64	Ensemble multiply subtract floating-point double
E.MUL.SUB.F.128	Ensemble multiply subtract floating-point quad

Selection

class	ορ	type	prec	round/trap
multiply add	E.MULADD	F	16 32 64 128	NONE C F N X Z
		C.F	16 32 64	NONE
multiply subtract	E.MUL.SUB	F	16 32 64 128	NONE
		C.F	16 32 64	NONE

Format

E.op.size rd@rc,rb

rd=eopsize(rd,rc,rb)

31	24	23	18 17	12 11	6.5	0
	E.size	rd		c	rb	ор
	A	6		6	6	6

Description

The contents of registers rd, rc and rb are fetched. The specified operation is performed on these operands. The result is placed into register rd.

Register rd is both a source and destination of this instruction.

Definition

```
def mul(size,v,i,w,j) as
     mul 	fmul(F(size, v<sub>size-1+1.1)</sub>, F(size, v<sub>size-1+1.1</sub>))
enddef
oef EnsembleInplaceFloatingPoint(op,size,rd,rc,rb) as
     d ← RegRead(rd, 128)
     c ← RegRead(rc, 128)
     b ← RegRead(rb. 128)
     for i \leftarrow 0 to 128-size by size
           di ← F(prec,d<sub>+prec-1..i</sub>)
           case op of
                 E.MUL.ADD.F:
                       ai - fadd(di, mul(prec,c,i,b,i))
                 E.MUL.ADD.C.F:
                       if (i and prec) then
                             ai ← fadd(di, fadd(mul(prec,c,i,b,i-prec), mul(c,i-prec,b,i)))
                             ai ← fadd(di, fsub(mul(prec,c,i,b,i), mul(prec,c,+prec,b,i+prec)))
                       endif
                 E.MUL.SUB.F:
                       at ← frsub(dt, mul(prec,c,i,b,i))
                 E.MUL.SUB.C.F:
                       if (i and prec) then
                             ai ← frsub(di, fadd(mul(prec,c,i,b,i-prec), mul(c,i-prec,b,i)))
                       else
                             ai 	frsub(di, fsub(mul(prec,c,i,b,i), mul(prec,c,i+prec,b,i+prec)))
```

endcase

ajoprec-1... ← PackFiprec, ai, round)

RegWntefrd, 128, aj

Exceptions

none

- 266 -

Microl nity

Ensemble Reversed Floating-point

These operations take two values from registers, perform a group of floating-point arithmetic operations on partitions of bits in the operands, and place the concatenated results in a register.

Operation codes

E.SUB.F. 16	Ensemble subtract floating-point half
E.SUB.F. 16.C	Ensemble subtract floating-point half ceiling
E.SUB.F. 16.F	Ensemble subtract floating-point half floor
E.SUB.F. 16.N	Ensemble subtract floating-point half nearest
E.SUB.F. 16.Z	Ensemble subtract floating-point half zero
ESUB.F.16X	Ensemble subtract floating-point half exact
E.SUB F.32	Ensemble subtract floating-point single
E.SUB.F.32.C	Ensemble subtract floating-point single ceiling
E.SUB.F.32.F	Ensemble subtract floating-point single floor
E.SUB.F.32.N	Ensemble subtract floating-point single nearest
E.SUB.F.32.Z	Ensemble subtract floating-point single zero
E.SUB.F.32.X	Ensemble subtract floating-point single exact
E.SUB.F.64	Ensemble subtract floating-point double
E.SUB.F.64.C	Ensemble subtract floating-point double ceiling
E.SUB.F.64.F	Ensemble subtract floating-point double floor
E.SUB.F.64.N	Ensemble subtract floating-point double nearest
E.SUB.F.64.Z	Ensemble subtract floating-point double zero
E.SUB.F.64.X	Ensemble subtract floating-point double exact
E.SUB.F. 128	Ensemble subtract floating-point quad
E.SUB.F. 128.C	Ensemble subtract floating-point quad ceiling
E.SUB.F.128.F	Ensemble subtract floating-point quad floor
E.SUB.F. 128.N	Ensemble subtract floating-point quad nearest
E.SUB.F.128.Z	Ensemble subtract floating-point quad zero
E.SUB.F.128.X	Ensemble subtract floating-point quad exact

Selection


77.77.34.377.7

class	ор	prec			round/trap					
set	SET. E LG L GE	16	32	64	128	NONE	X			
subtract	SUB	16	32	64	128	NONE	C	FN	IX	Z

Format

E.op.prec.round rd=rb,rc

rd=eopprecround(rb,rc)



Description

The contents of registers rc and rb are combined using the specifical tloating-point operation. The result is placed in register rd. The operation is rounded using the specified rounding option or using round-to-nearest if not specified. If a rounding option is specified, the operation raises a floating-point exception if a floating-point invalid operation, divide by zero, overflow, or underflow occurs, or when specified, if the result is inexact. If a rounding option is not specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754.

Definition

```
def EnsembleReversedFloatingPoint(op.prec,round,rd,rc,rb) as

c ← RegRead(rc, 128)

b ← RegRead(rb, 129)

for i ← 0 to 128-prec by prec

ci ← F{prec,c<sub>i</sub>prec-1...l}

bi ← F{prec,b<sub>i</sub>prec-1...l}

ai ← frsubr(ci,-bi, round)

a<sub>i</sub>prec-1...i ← PackF{prec, ai, round}

endfor

RegWrite(rd, 128, a)

enddef
```

Exceptions

777

f-loating point arithmetic

Ensemble Ternary

These operations take three values from registers, perform a group of calculations on partitions of bits of the operands and place the catenated results in a fourth register.

Operation codes

EMULG.8	Ensemble multiply Galois field byte
E.MULG.64	Ensemble multiply Galois field octlet

Format

E.MUL.G.size ra=rd,rc,rb

ra=emulgsize(rd,rc,rb)


31 24	23	18 17 12	11 6	5 0
E.MUL.G.size	rd	rc	rb	ra
8	6	6	6	6

Description

The contents of registers rd, rc, and rb are fetched. The specified operation is performed on these operands. The result is placed into register ra.

The contents of registers rd and rc are partitioned into groups of operands of the size specified and multiplied in the manner of polynomials. The group of values is reduced modulo the polynomial specified by the contents of register rb, yielding a group of results, each of which is the size specified. The group of results is catenated and placed in register ra.

An ensemble multiply Galois field bytes instruction (E.MUI.G.8) multiplies operand [d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0] by operand [c15 c14 c13 c12 c11 c10 c9 c8 c7 c6 c5 c4 c3 c2 c1 c0], modulo polynomial [q], yielding the results [(d15c15 mod q) (d14c14 mod q) ... (d0c0 mod q):



Ensemble multiply Galois field bytes

Definition

```
def c -- PolyMuloply(size,a,b) as
       b(0) ← 03,2056
       for k \leftarrow 0 to size-1
             p(k+1) \leftarrow p(k) - a_k ? (0^{size-k} | 1 | b | 1 | 0^k) : 0^{2^{size}}
       endfor
       c ← plasel
 enddef
del c - PolyResidue(size,a,b) as
      P|0| ← a
      for k \leftarrow size-1 to 0 by -1
            p[k+1] \leftarrow p[k] - p[0]_{size+k} > [0^{size-k} | 1 | 1^1 | 1 | b | 1 | 0^k] : 0^{2^{-size}}
      endfor
      c \leftarrow p|sse|sse.1.0
enddef
def EnsembleTernary(op,size,rd,rc,rb,ra) as
      d ← RegReadird, 128j
     c ← RegRead(rc, 128)
     b ← RegRead(rb, 128)
     case op of
```

Instruction Sea Ensemble Terrary

E.MULG:

for $i \leftarrow 0$ to 128-size by size

Appended ← PolyResidue(size,PolyMul(size,Cales-1-1, 1-base-1-1, 1-date-1-1-1-1-

endior

endcase

RegWritefra, 128, al

enddel

Exceptions

none

Ensemble Ternary Floating-point

These operations take three values from registers, perform a group of floating-point arithmetic operations on partitions of bits in the operands, and place the concatenated results in a register.

Operation codes

E.SCAL.ADD.F.16	Ensemble scale add floating-point half
E.SCALADD.F.32	Ensemble scale add floating-point single
E.SCAL.ADD.F.64	Ensemble scale add floating-point double

Selection

class	ор	prec		
scale add	E.SCALADD.F	16	32	64

Format

E.SCALADD.F.size ra=rd_rc_rb

ra=escaladdfsize(rd,rc,rb)

31	24	23	18 17	12	11	6 5	0
	ор	rd		rc	rb		ra
	8	6	- 7-0	6	6		<u> </u>

Description

The contents of registers rd and rc are taken to represent a group of floating-point operands. Operands from register rd are multiplied with a floating-point operand taken from the least-significant bits of the contents of register rb and added to operands from register re multiplied with a floating-point operand taken from the next least-significant bits of the contents of register rb. The results are concatenated and placed in register ra. The results are rounded to the nearest representable floating-point value in a single floating-point operation. Floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754. These instructions cannot select a directed rounding mode or trap on inexact.

Definition

def EnsembleFloatingPointTernary[op,prec,rd,rc,rb,ra] as

d ← RegRead(rd, 128)

c ← RegReadirc, 1281

b ← RegRead(rb. 128)

for i ← 0 to 128-prec by prec

di ← Fiprec,diprec-1...l

ci - Fiprec, ci-prec-1...l

at - faddfmul(di, Florec,bprec-1..0l), fmul(ci, Florec,bz-prec-1..prec)))

a_{i+prec-1,j} ← PackF(prec, ai, none)

Zeus System Architecture

Tue, Aug 17, 1999

Instruction Set Ensemble Ternary Floating-point

endfor RegWntefra, 128, a) enddef

Exceptions

0006

MicroUnity

- 273 -

Ensemble Unary

These operations take operands from a register, perform operations on partitions of bits in the operand, and place the concatenated results in a second register.

Operation codes

E.LOG.MOST.8	Ensemble log of most significant bit signed bytes
E.LOG.MOST. 16	Ensemble log of most significant bit signed doublets
E.LOG.MOST.32	Ensemble log of most significant bit signed quadlets
E.LOG.MOST.64	Ensemble log of most significant bit signed octlets
E.LOG.MOST. 128	Ensemble log of most significant bit signed hexlet
E.LOG.MOST.U.8	Ensemble log of most significant bit unsigned bytes
E.LOG.MOST.U.16	Ensemble log of most significant bit unsigned doublets
E.LOG.MOST.U.32	Ensemble log of most significant bit unsigned quadlets
E.LOG.MOST.U.64	Ensemble log of most significant bit unsigned octlets
E.LOG.MOST.U.128	Ensemble log of most significant bit unsigned hexlet
E.SUM.8	Ensemble sum signed bytes
E.SUM.16	Ensemble sum signed doublets
E.SUM.32	Ensemble sum signed quadlets
E.SUM.64	Ensemble sum signed octlets
E.SUM.U. 126	Ensemble sum unsigned bits
E.SUM.U.8	Ensemble sum unsigned bytes
E.SUM.U.16	Ensemble sum unsigned doublets
E.SUM.U.32	Ensemble sum unsigned quadlets
E.SUM.U.64	Ensemble sum unsigned octlets


Selection

class	ορ		size					
sum	SUM			8	16	32	64	
	SUM.U		1	8	16	32	64	
log most significant bit	LOG.MOST	LOG.MOST.U		8	16	32	64	128

Format

E.op.size rd≠rc

rd=eopsize(rc)



³⁶ ESUMJULI is encoded as ESUMJULI28.

Description

Values are taken from the contents of register rc. The specified operation is performed, and the result is placed in register rd.

Definition

```
def EnsembleUnarylop.size,rd,rcj
      c ← RegRead(rc, 128)
      case op of
           E.LOG.MOST:
                 for i ← 0 to 128-size by size
                       # (Charge-1.1 =0) then
                            diste-1..i ← -1
                      etse
                            for j \leftarrow 0 to size-1
                                  if csize-14.14 = (csize-14 11 not csize-14) then
                                        31-92e-1..1 ← J
                            endfor
                      endif
                 endfor
           E.LOG.MOSTU:
                 for i \leftarrow 0 to 128-size by size
                      # (Chesise-1" =0) theu
                            angre-1.1 ← -1
                      else
                            for j \leftarrow 0 to size-1
                                 \# C_{SIZe-1+1,j+1} = \{0^{SIZe-1-j} | 11 | 1\} \text{ then}
                                       anyze-1 1 ← J
                                  endif
                            enator
                      endif
                endior
           E.SUM:
                POI - 0128
                for i \leftarrow 0 to 128-size by size
                      blezzel + bil + kize-in 11 case-in 1
                endfor
                a ← p[128]
          E.SUMU-
                b(0) ← 0,58
                for i \leftarrow 0 to 128-size by size
                      p[+sze] ← p[i] + [0128-sze | | csze-1+ ;
                endlor
                a - p[128]
     endcase
     RegWritefrd, 128, a)
enddef
```

Exceptions

nune

Ensemble Unary Floating-point

These operations take one value from a register, perform a group of floating-point arithmetic operations on partitions of bits in the operands, and place the concatenated results in a register.

Operation codes

344444	
EABS.F.16	Ensemble absolute value floating-point half
EABS.F.16.X	Ememble absolute value floating-point half exception
EABS.F.32	Ensemble absolute value floating-point single
EABS.F.32.X	Ensemble absolute value floating-point single exception
E.ABS.F.64	Ensemble absolute value floating-point double
EABS.F.64.X	Ensemble absolute value floating-point do tite exception
EABS.F.128	Ensemble absolute value floating-point quad
EABS.F.128.X	Ensemble absolute value floating-point quaid exception
E.COPY.F.16	Ensemble copy floating-point half
E.COPY.F.16.X	Ensemble copy floating-point half exception
E.COPY.F.32	Ensemble copy floating-point single
E.COPY.F.32.X	Ensemble copy floating-point single exception
E.COPY.F.64	Ensemble copy floating-point double
E.COPY.F.64.X	Ensemble copy floating-point double exception
E.COPY.F.128	Ensemble copy floating-point quad
E.COPY.F.128.X	Ensemble copy floating-point quad exception
E.DEFLATE.F.32	Ensemble convert floating-point half from single
E.DEFLATE.F.32.C	Ensemble convert floating-point half from single ceiling
E.DEFLATE.F.32.F	Ensemble convert floating-point half from single floor
E.DEFLATE.F.32.N	Ensemble convert floating-point half from single nearest
E.DEFLATE.F.32.X	Ensemble convert floating-point half from single exact
E.DEFLATE.F.32.Z	Ensemble convert floating-point half from single zero
E.DEFLATE.F.64	Ensemble convert floating-point single from double
E.DEFLATE.F.64.C	Ensemble convert floating-point single from double ceiling
E.DEFLATE.F.64.F	Ensemble convert floating-point single from double floor
E.DEFLATE.F.64.N	Ensemble convert floating-point single from double nearest
E.DEFLATE.F.64.X	Ensemble convert floating-point single from double exact
E.DEFLATE.F.64.Z	Ensemble convert floating-point single from double zero
E.DEFLATE.F. 128	Ensemble convert floating-point double from quad
E.DEFLATE.F.128.C	Ensemble convert floating-point double from quad ceiling
E.DEFLATE.F.128.F	Ensemble convert floating-point double from quad floor
E.DEFLATE.F.128.N	Ensemble convert floating-point double from quad nearest
E.DEFLATE.F.128.X	Ensemble convert floating-point double from quad exact
E.DEFLATE.F.128.Z	Ensemble convert floating-point double from quad zero
E.FLOAT.F.16	Ensemble convert floating-point half from cloublets
E.FLOAT.F.16.C	Ensemble convert floating-point half from doublets ceiling
E.FLOAT.F.16.F	Ensemble convert floating-point half from doublets floor
E.FLOAT.F. 16.N	Ensemble convert floating-point half from doublets nearest

E.FLOAT.F. 16.X	Ensemble convert floating-point half from doublets exact
E.FLOAT.F. 16.Z	Ensemble convert floating-point half from doublets zero
E.FLOAT.F.32	Ensemble convert floating-point ungle from quartlets
E.FLOAT.F.32.C	Ensemble convert floating-point single from quadlets ceiling
E.FLOAT.F.32.F	Ensemble convert floating-point single from quadlets floor
E.FLOAT.F.32.N	Ensemble convert flouting-point single from quadlets nearest
E.FLOAT.F.32.X	Ensemble convert floating-point single from quadlets exact
E FLOAT.F.32.Z	Ensemble convert flowling-point single from quadlets zero
E.FLOAT.F.64	Ensemble convert floating-point double from actiets
E.FLOAT.F.64.C	Ensemble convert floating-point double from octlets ceiling
E.FLOAT.F.64.F	Ensemble convert floating-point double from actiets floor
E.FLOAT.F.64.N	Ensemble convert floating-point double from actiets nearest
E.FLOAT.F 64.X	Ensemble convert flouting-point double from octiets exact
E.FLOAT.F.64.Z	Ensemble convert floating-point double from octlets 2: 3
E.FLOAT.F.128	Ensemble convert floating-point quart from hexiet
E.FLOAT.F.128.C	Ensemble convert floating-point quart from heal. Letting
E.FLOAT.F.128.F	Ensemble convert floating-point quac from he -: floor -
E.FLOAT.F.128.N	Ensemble convert flouting-point distra from extet nearest
E.FLOAT.F.128.X	Ensemble convert floating-point quad from hexlet exact
E.FLOAT.F.128.Z	Ensemble convert flusting-point quad from healet zero
E.INFLATE.F.16	Ensemble convert floatirig-point single from half
E.INFLATE.F. 16.X	Ensemble convert iloating-point single from half exception
E.INFLATE.F.32	Ensemble convert floating-point double from single
E.INFLATE.F.32.X	Ensemble convert floating-point double from single exception
E.INFLATE.F.64	Ensemble convert floating-point quad from double
E.INFLATE.F.64.X	Ensemble convert floating-point quad from double exception
E.NEG.F.16	Ensemble negate floating-point half
E.NEG.F.16.X	Ensemble negate floating-point half exception
E NEG.F.32	Ensemble negate flowling-point single
E.NEG.F.32 X	Ensemble negate floating-point single exception
E.NEG F.64	Ensemble negate floiting-point double
ENEG F.64 X	Ensemble negate floating-point double exception
E NEG.F. 128	Ensemble negate floating-point quaid
E.NEG.F.128.X	Ensemble negate floating-p-ant quaid exception
E.RECEST.F 16	Ensemble reciprocal estimate floating-point half
E.RECEST F. 16.X	Ensemble reciprocal estimate floating-point half exception
E RECEST F 32	Entemble reciprocial estimate floating-point single
E RECEST F.32.X	Enterrible reciprocal estimate floating-point single exception
E RECEST.F.64	Ensemble reciprocal estimate floating-point double
E RECEST F.64 X	Ensemble reciproral estimate floating-point double exception
E.RECEST F.128	Ensemble reciprocal estimate finating-point quart
E RECEST F 128 X	Ensemble reciproral estimate floating-point quaid exception
E RSOREST F. 16	Ensemble flowling-point reciprocal square root estimate half
E.RSQREST F 16 X	Ensemble flewling-point reciprocal square root estimate half exact
E RSOREST F 3.7	Ensemble flexiting point reciprocal square cost estimate single
E RSQREST F 32 X	Ensemble fluiding-point reciprocal square root estimate single exact

E.RSQREST.F.64	Ensemble floating-point reciprocal square root estimate double
E.RSQREST.F.64.X	Ensemble floating-point reciprocal square root estimate double exact
E.RSQREST.F.128	Ensemble floating-point reciprocal square root estimate quad
E.RSQREST.F.128.X	Ensemble floating-point reciprocal square root estimate quad exact
E.SINK.F.16	Ensemble convert floating-point doublets from half nearest default
E.SINK.F.16.C	Ensemble convert floating-point doublets from half ceiling
E.SINK.F.16.C.D	Ensemble convert floating-point doublets from half ceiling default
E.SINK.F.16.C.D	Ensemble convert floating-point doublets from half floor
E.SINK.F.16.F.D	Ensemble convert floating-point doublets from half floor default
E.SINK.F.16.N	Ensemble convert floating-point doublets from half nearest
E.SINK.F.16.X	Ensemble convert floating-point doublets from half exact
E.SINK.F.16.Z	Ensemble convert floating-point doublets from half zero
E.SINK.F.16.Z.D	Ensemble convert floating-point doublets from half zero default
	Ensemble convert floating-point quadlets from single nearest default
E.SINK.F.32	Ensemble convert floating-point quadlets from single ceiling
E.SINK.F.32.C	Ensemble convert floating-point quadlets from single ceiling default
E.SINK.F.32.C.D E.SINK.F.32.F	Ensemble convert floating-point quartiets from single floor
E.SINK.F.32.F.D	Ensemble convert floating-point quadlets from single floor default
E.SINK.F.32.N	Ensemble convert floating-point quadlets from single nearest
E.SINK.F.32.X	Ensemble convert floating-point quartiets from single exact
E.SINK.F.32.Z	Ensemble convert floating-point quadlets from single zero
E.SINK.F.32.Z.D	Ensemble convert floating-point quadlets from single zero default
E.SINK.F.64	Ensemble convert floating-point activits from double nearest default
	Ensemble convert floating-point actiets from double ceiling
E.SINK.F.64.C.D	Ensemble convert floating-point acties from double ceiling detailt
	Ensemble convert floating-point octiets from double floor
E.SINK.F.64.FD	Ensemble convert floating-point actiets from double floor default
	Ensemble convert floating-point actiets from double nearest
ESINK F 64 N	Ensemble convert floating-point actiets from double exact
E.SINK.F.64X	Ensemble convert floating-point actiets from double zero
E.SINK.F.64.Z E.SINK.F.64.Z.D	Ensemble convert flowing-point actiets from double zero default
E SINK F. 128	Ensemble convert floating-point healet from quad nearest default
	Ensemble convert floating-point healet from quad ceiling
E.SINK.F.128.C	Ensemble convert floating-point healet from quad ceiling default
E.SINK F. 128.C.D E.SINK F. 128.F	Ensemble convert floating-point healet from quald floor
	Ensemble convert flowling-point healet from quain floor default
E SINK.F.128.F.D	Ensemble convert floating-point healet from quaid newest
E SINK F 128 N	Ensemble convert floating-point healet from quaid exact
F SINK.F.128 X	Ensemble convert floating-point healet from quart zero
E.SINK.F.128.Z	Ensemt convert floating-point healet from quad zero default
E.SINK F 128.Z.D	Eny my - name root flowing-point half
ESORF 16	Ense in Jauwe root flowing-point half ceiling
ESORF 16 C	Ensemble square root floating-point that floor
ESORF 16.F	Ensemble squive root floating-point half newest
ESORF 16 N	Ensemble square root flowling-point half exact
ESORF.16X	Ensemble square root flowling-point rulin exact Ensemble square root flowling-point hulf zero
E.SORF 16 Z	ELISCHICHE MANUE LOOK HONNING-BOUNT LIVIN SELO

ESQR.F.32	Ensemble square root floating-point single
E.SQR.F.32.C	Ensemble square root floating-point single ceiling
E.SOR.F.32.F	Ensemble square root floating-point single floor
E.SOR.F.32.N	Ensemble square root floating-point single nearest
E.SOR.F.32.X	Ensemble square root floating-point single exact
E.SQR.F.32.Z	Ensemble square root floating-point single zero
E.SQR.F.64	Ensemble square root floating-point double
E.SQR.F.64.C	Ensemble square root floating-point double ceiting
E.SQR.F.64.F	
E.SQR.F.64.N	Ensemble square root floating-point double floor
	Ensemble square root floating-point double nearest
E.SOR.F.64.X	Ensemble square root floating-point double exact
E.SOR.F.64.Z	Ensemble square root floating-point double zero
E.SQR.F.128	Ensemble square root floating-point quad
E.SQR.F.128.C	Ensemble square root floating-point quad ceiling
E.SOR.F.128.F	Ensemble square root floating-point quad floor
E.SOR.F. 128.N	Ensemble square root floating-point quad nearest
E.SOR.F. 128.X	Ensemble square root floating-point quad exact
E.SQR.F. 128.Z	Ensemble square root floating-point quad zero
E.SUM.F.16	Ensemble sum floating-point half
E.SUM.F. 16.C	Ensemble sum floating-point half ceiling
E.SUM.F. 16.F	Ensemble sum floating-point half floor
E.SUM.F. 16.N	Ensemble sum floating-point half nearest
E.SUM.F.16.X	Ensemble sum floating-point half exact
E.SUM.F.16.Z	Ensemble sum floating-point half zero
ESUM.F.32	Ensemble sum floating-point single
E.SUM.F.32.C	Ensemble sum floating-point single ceiling
E.SUM.F.32.F	Ensemble sum floating-point single floor
E.SUM.F.32.N	Ensemble sum floating-point single nearest
E.SUM.F.32.X	Ensemble sum floating-point single exact
E.SUM.F.32.Z	Ensemble sum floating-point single zero
E.SUM.F.64	Ensemble sum floating-point double
E.SUM.F.64.C	Ensemble sum floating-point double ceiling
E.SUM.F.64.F	Ensemble sum floating-point double floor
E.SUM.F.64.N	Ensemble sum floating-point double nearest
E.SUM.F.64X	Ensemble sum floating-point double exact
E.SUM.F.64.Z	Ensemble sum flowang-point double zero
E.SUM.F. 128	Ensemble sum floating-point quad
E.SUM.F.128.C	Ensemble sum floating-point quad ceiling
E.SUM.F. 128.F	Ensemble sum floating-point quad floor
E.SUM.F.128.N	Ensemble sum floating-point quad nearest
E.SUM.F.128.X	Ensemble sum floating-point quad exact
E.SUM.F.128.Z	Ensemble sum floating-point quad zero


Selection

	OD	pre	C			round/trap
сору	COPY	16	32	64	128	
absolute valuc	ABS	16	32	64	128	
float from integer	FLOAT	16	32	64	128	NONE C F N X Z
integer from float	SINK	16	32	64	128	NONE C F N X Z C.D F.D Z.D
increase format precision	INFLATE	16	32	64		NONE X
decrease format precision	DEFLATE		32	64	128	NONE C F N X Z
negate	NEG	16	32	64	128	NONE X
reciprocal estimate	RECEST	16	32	64		NONE X
reciprocal square root estimate	RSQREST	16	32	64	128	NONE X
quare root	SOR	15	32	64	128	NONE C F N X Z
ium	SUM	16	32	64		NONE C F N X Z

Format

E.op.prec.round rd=rc

rd=eopprecround(rc)



Description

The contents of register re is used as the operand of the specified floating-point operation. The result is placed in register rd.

The operation is rounded using the specified rounding option or using round-to-nearest if not specified. If a rounding option is specified, unless default exception handling is specified, the operation raises a floating-point exception if a floating-point invalid operation, divide by zero, overflow, or underflow occurs, or when specified, if the result is inexact. If a rounding option is not specified or if default exception handling is specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754.

The reciprocal estimate and reciprocal square root estimate instructions compute an exact result for half precision, and a result with at least 12 bits of significant precision for larger formats.

Definition

```
def EnsembleUnaryFloatingPoint(op.prec,round,rd,rc) as
     c ← RegReadirc, 1281
     case op of
          EABS.F, E.NEG.F, E.SQR.F:
                for i \leftarrow 0 to 128-prec by prec
                      ci ← F(prec,ci+prec-1..i)
                      case op of
                           E.ABS.F:
                                 aı.t ← ci.t
                                 ai.s \leftarrow 0
                                 ai.e - ci.e
                                 ai.f ← ci.f
                           E.COPY.F:
                                 al - CI
                           E.NEG.F:
                                 ant \leftarrow cut
                                 ai.s ← -ci.s
                                 ai.e ← ci.e
                                 auf ← cus
                           E.RECEST.F:
                                ai ← frecesticij
                           E.RSQREST.F:
                                aı ← frsqrest(ci)
                          E.SOR.F:
                                al - fsqr(ci)
                     endcase
                     ai+prec-1:i ← PackF(prec, ai, round)
               endfor
         E.SUM.F:
               PIOI. + NULL
               for i ← 0 to 128-prec by prec
                    p[+prec] \leftarrow fadd[p[i], F[prec, c_{i+prec-1..i}]
              endfor
              a ← PackF(prec, p[128], round)
         E.SINK.F:
              for i ← 0 to.128-prec by prec
                    cı ← F(prec,c<sub>++prec-1...</sub>)
                    apprec-1 : ← fsinkr(prec, ci, round)
              endfor
        E.FLOAT.F:
              for i \leftarrow 0 to 128-prec by prec
                    CI.T ← NORM
                    cie - 0
                   CI.S ← C<sub>PPrec-1</sub>
                   cif - cis ? 1+-Ci-prec-2 i C-prec-2 i
                   apprec-1 i ← PackF(prec, ci, round)
              endlor
```

1

```
E.INFLATE.F:
```

for i ← 0 to 64-prec by prec ci ← Fiprec,ci+prec-1_ii di+i+prec+prec-1_ii+i ← PackFiprec+prec, ci, round)

endfor E.DEFLATE.F:

for $i \leftarrow 0$ to 128-prec by prec ci \leftarrow F{prec,ci+prec-1..i}

²i/2+prec/2-1.i/2 ← PackF(prec/2, ci, round)

endfor

a127..64 ← 0

endcase RegWrite[rd, 128, a]

enddef

Exceptions

Floating point arithmetic

Wide Multiply Matrix

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.

Operation codes

W.MUL.MAT.8.B	Wide multiply matrix signed byte big-endian
W.MUL.MAT.8.L	Wide multiply matrix signed byte little-endian
W.MUL.MAT. 16.B	Wide multiply matrix signed doublet big-endian
W.MUL.MAT. 16.L	Wide multiply matrix signed doublet little-endian
W.MUL.MAT.32.B	Wide multiply matrix signed quadlet big-endian
W.MUL.MAT.32.L	Wide multiply matrix signed quadlet little-endian
W.MUL.MAT.C.8.B	Wide multiply matrix signed complex byte big-endian
W.MUL.MAT.C.8.L	Wide multiply matrix signed complex byte little-endian
W.MUL.MAT.C.16.B	Wide multiply matrix signed complex doublet big-endian
W.MUL.MAT.C.16.L	Wide multiply matrix signed complex doublet little-endian
W.MUL.MAT.M.8.B	Wide multiply matrix mixed-signed byte big-endian
W.MUL.MAT.M.8.L	Wide multiply matrix mixed-signed byte little-endian
W.MUL.MAT.M. 16.B	Wide multiply matrix mixed-signed doublet big-endian
W.MUL.MAT.M. 16.L	Wide multiply matrix mixed-signed doublet little-endian
W.MULMAT.M.32.B	Wide multiply matrix mixed-signed quadlet big-endian
W.MULMAT.M.32.L	Wide multiply matrix mixed-signed quadlet little-endian
W.MULMAT.P.8.B	Wide multiply matrix polynomial byte big-endian
W.MULMAT.P.8.L	Wide multiply matrix polynomial byte little-endian
W.MUL.MAT.P.16.B	Wide multiply matrix polynomial doublet big-endian
W.MUL.MAT.P.16.L	Wide multiply matrix polynomial doublet little-endian
W.MUL.MAT.P.32.B	Wide multiply matrix polynomial quadlet big-endian
W.MULMAT.P.32.L	Wide multiply matrix polynomial quadlet little-endian
W.MULMAT.U.8.B	Wide multiply matrix unsigned byte big-endian
W.MULMAT.U.8.L	Wide multiply matrix unsigned byte little-endian
W.MUL.MAT.U.16.B	Wide multiply matrix unsigned doublet big-endian
W.MUL.MAT.U.16.L	Wide multiply matrix unsigned doublet little-endian
W.MUL.MAT.U.32.B	Wide multiply matrix unsigned quadlet big-endian
W.MUL.MAT.U.32.L	Wide multiply matrix unsigned quadlet little-endian

Selection

class	cp	type	size	order
multiply	W.MUL.MAT.	NONE MUP	8 16 32	B L
		C	8 16	BL

Format

W.op.size.order

rd=rc,rb

rd=wopsizeorder(rc,rb)

31	2423		1817	1.	211	65 43	3 0
W.MINO	R.order	rd		rc	rb	SZ	ОР
8		6	~~~	6	6	2	4

Description


The contents of register rc is used as a virtual address, and a value of specified size is loaded from memory. A second value is the contents of register rb. The values are partitioned into groups of operands of the size specified. The second values are multiplied with the first values, then summed, producing a group of result values. The group of result values is catenated and placed in register rd.

The memory-multiply instructions (W.MULMAT, W.MULMAT.C, W.MULMAT.M, W.MULMAT.P, W.MULMAT.U) perform a partitioned array multiply of up to 8192 bits, that is 64x128 bits. The width of the array can be limited to 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-half the desired size in bytes to the virtual address operand: 4, 2, or 1. The array can be limited vertically to 128, 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-half the desired memory operand size in bytes to the virtual address operand.

The virtual address must either be aligned to 1024/gsize bytes (or 512/gsize for W.MUL.MAT.C) (with gsize measured in bits), or must be the sum of an aligned address and one-half of the size of the memory operand in bytes and/or one-quarter of the size of the result in bytes. An aligned address must be an exact multiple of the size expressed in bytes. If the address is not valid an "access disallowed by virtual address" exception occurs.


A wide-multiply-octlets instruction (W.MUI_MAT.type.64, type=NONE M U P) is not implemented and causes a reserved instruction exception, as an ensemble-multiply-sum-octlets instruction (E.MUI_SUM.type.64) performs the same operation except that the multiplier is sourced from a 128-bit register rather than memory. Similarly, instead of wide-multiply-complex-quadlets instruction (W.MUI_MAT.C.32), one should use an ensemble-multiply-complex-quadlets instruction (E.MUI_SUM.C.32).

A wide-multiply-doublets instruction (W.MULMAT, W.MULMATM, W.MULMATM, W.MULMATM, W.MULMATTP, W.MULMATTU) multiplies memory [m31 m30 ... m1 m0] with vector [h g f e d c b a], yielding products [hm31+gm27+...+bm7+am3 ... hm28+gm24+...+bm4+am0]:



Wide multiply matrix

A wide-multiply-matrix-complex-doublets instruction (W.MUL.MAT.C) multiplies memory [m15 m14 ... m1 m0] with vector [h g f e d c b a], yielding products [hm14+gm15+...+bm2+am3 ... hm12+gm13+...+bm0+am1 -hm13+gm12+...-bm1+am0]:



Wide multiply matrix complex

Definition

```
def multsize,h,vs,v,i,ws,w,jj as
     mul - ((vs6.vsze-1+)/h-size | 1 vsize-1+i, ) ((ws6.wsze-1+)/h-size | 1 wsze-1+j.)
enddef
def c - PolyMultiply(size,a,b) as
     p(0) ← 02°size
     for k \leftarrow 0 to size-1
          p(k+1) \leftarrow p(k) - a_k ? |0^{size-k}| |1| b |1| 0^k |: 0^{2^ssize}|
     c ← p(sze)
enddef
def MemoryMultiply(major,op,gsize,rd,rc,rb)
     d ← RegReadird, 128)
     c ← RegRead(rc. 64)
     b - RegRead(rb, 128)
     lgsize \leftarrow log[gsize]
     if C_{losize-4} 0 \neq 0 then
          raise AccessDisallowedByVirtualAddress
     endif
     if c_{2,losize-3} \neq 0 then
          wsize ← (c and (0-c)) 11 04
          t \leftarrow c and \{c \cdot 1\}
     else
          wsize ← 64
    endif
    wsize - log/wsize/
    # (wsize+6-lgsize, lwsize-3 ≠ 0 then
          msize ← [t and [0-t]] | 1 04
         VirtAddr ← t and [t-1]
    etse
         msize ← 128°wsize/qsize
         VirtAddr ← t
    endif
    case major of
         W.MINOR.B:
               order ← B
         W.MINOR.L:
               order - L
    endcase
    case op of
         W.MUL.MAT.U.8, W.MUL.MAT.U.16, W.MUL.MAT.U.32, W.MUL.MAT.U.64:
               ms \leftarrow bs \leftarrow 0
         W.MUL.MAT.M.B, W.MUL.MAT.M.15, W.MUL.MAT.M.32, W.MUL.MAT.M.64:
              ms \leftarrow 0
              bs \leftarrow 1
         W.MUL.MAT.B, W.MUL.MAT.16, W.MUL.MAT.32, W.MUL.MAT.64,
         W.MUL.MAT.C.B, W.MUL.MAT.C.16, W.MUL.MAT.C.32, W.MUL.MAT.C.64:
              ms \leftarrow bs \leftarrow 1
         W.MUL.MAT.P.8, W.MUL.MAT.P.16, W.MUL.MAT.P.32, W.MUL.MAT.P.64:
   endcase
```

```
m 
LoadMemory(c,V)rtAddr,msize,order)
  h \leftarrow 2^{\circ}gsize
   for i \leftarrow 0 to wsize-gsize by gsize
                       d(o) ← 02.8255
                       for j \leftarrow 0 to vsize-gsize by gsize
                                          case op of
                                                              W.MULMAT.P.B. W.MULMAT.P.16, W.MULMAT.P.32, W.MULMAT.P.64:
                                                                                   k ← i+wsize*ja_losize
                                                                                   q[j+gsize] - q[j] * PolyMultiply[gsize,mk+gsize-1..il/bj+gsize-1..il/
                                                              W.MULMAT.C.8, W.MULMAT.C.16, W.MULMAT.C.32, W.MULMAT.C.64:
                                                                                   f(-i) & j & gsize = 0 then
                                                                                                       k \leftarrow i-(\frac{1}{2}) \frac{1}{2} \frac{1}
                                                                                                       ali+gsize| - ali| + mullgsize,h,ms,m,k,bs,b,i|
                                                                                   else
                                                                                                       k \leftarrow i + gsize + wsize * js_i + gsize + 1
                                                                                                       q[j+gsize] \leftarrow q[j] - mul(gsize,h,ms,m,k,bs,b,j)
                                                                                  endif
                                                             W.MULMAT.B, W.MULMAT.16, W.MUL.MAT.32, W.MUL.MAT.64,
                                                             W.MUL.MAT.M.8, W.MUL.MAT.M.16, W.MUL.MAT.M.32, W.MUL.MAT.M.64,
                                                             W.MULMAT.U.B, W.MULMAT.U.16, W.MULMAT.U.32, W.MULMAT.U.64:
                                                                                  alj+gsize| ← alj| + mul(gsize,h,ms,m,i+wsize*ja,lgsize,bs,b,j|
                     endfor
                     32°gsize-1+24'.24 ← q(vsize)
endfor
```

Exceptions

enddef

Access disallowed by virtual address Access disallowed by tag. Access disallowed by global TB Access disallowed by local TB Access detail required by tag. Access detail required by local TB Access detail required by global TB Local TB miss. Global TB miss.

a127..2*wsize ← 0 RegWrite(rd, 128, a)

Wide Multiply Mat & Extract

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.

Operation codes

W.MUL.MAT.X.B	Wide multiply matrix extract big-endian
	Wide multiply matrix extract little-endian

Format

op ra=rc,rd,rb

ra=op(rc,rd,rb)

31	2423	1817	1211	65	0
ОР	ro	d re	c r	b	ra
8	6	6		6	6

Description

The contents of register re is used as a virtual address, and a value of specified size is loaded from memory. A second value is the contents of register rd. The group size and other parameters are specified from the contents of register rb. The values are partitioned into groups of operands of the size specified and are multiplied and summed, producing a group of values. The group of values is rounded, and limited as specified, yielding a group of results which is the size specified. The group of results is catenated and placed in register ra.

NOTE: The size of this operation is determined from the contents of register rb The multiplier usage is constant, but the memory operand size is inversely related to the group size. Presumably this can be checked for cache validity.

We also use low order bits of rc to designate a size, which must be consistent with the group size. Because the memory operand is cached, the size can also be cached, thus eliminating the time required to decode the size, whether from rb or from rc.

The wide-multiply-matrix-extract instructions (W.MULMAT.X.B, W.MULMAT.X.L) perform a partitioned array multiply of up to 16384 bits, that is 128x128 bits. The width of the array can be limited to 128, 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-half the desired size in bytes to the virtual address operand: 8, 4, 2, or 1. The array can be limited vertically to 128, 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-half the desired memory operand size in bytes to the virtual address operand.

Bits 31..0 of the contents of register rb specifies several parameters which control the manner in which data is extracted. The position and default values of the control fields allows for the source position to be added to a fixed control value for dynamic computation, and allows for the lower 16 bits of the control field to be set for some of the simpler extract cases by a single GCOPYI instruction.

31 2	423	161514131211109 8	
fsize	dpos	x s nm l rnd	QSSD
8	8	111112	9

The table below describes the meaning of each label:

label	bits	meaning
fsize	8	field size
dpos	8	destination position
X	1	reserved
S	1	signed vs. unsigned
n	1	complex vs. real multiplication
m	1	mixed-sign vs. same-sign multiplication
1	1	saturation vs. truncation
rnd	2	rounding
gssp	9	group size and source position

The 9-bit gssp field encodes both the group size, gsize, and source position, spos, according to the formula gssp = 512-4*gsize+spos. The group size, gsize, is a power of two in the range 1...128. The source position, spos, is in the range 0...(2*gsize)-1.

The values in the s, n, m, t, and md fields have the following meaning:


values	\$	n	m	1	rnd
0	unsigned	real	same-sign	truncate	F
1	signed	complex	mixed-sign	saturate	Z
2			_		N
3					C

The virtual address must be aligned, that is, it must be an exact multiple of the operand size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Z (zero) rounding is not defined for unsigned extract operations, and a ReservedInstruction exception is raised if attempted. F (floor) rounding will properly round unsigned results downward.


A wide-multiply-matrix-extract-doublets instruction (W.MUI_MAT.X.B or W.MUI_MAT.X.L) multiplies memory [m63 m62 m61 ... m2 m1 m0] with vector [h g f e d c b a], yielding the products [am7+bm15+cm23+dm31+em39+fm47+gm55+hm63 ... am2+bm10+cm18+dm26+em34+fm42+gm50+hm58

am1+bm9+cm17+dm25+em33+fm41+gm49+hm57 am0+bm8+cm16+dm24+em32+fm40+gm48+hm56], rounded and limited as specified:



Wide multiply extract matrix doublets

A wide-multiply-matrix-extract-complex-doublets instruction (W.MUI_MAT.X with n set in rb) multiplies memory [m31 m30 m29 ... m2 m1 m0] with vector [h g f e d c b a], yielding the products [am7+bm6+cm15+dm!4+cm23+fm22+gm31+hm30 ... am2-bm3+cm10-dm11+cm18-fm19+gm26-hm27 am1+bm0+cm9+dm8+cm17+fm16+gm25+hm24 am0-bm1+cm8-dm9+cm16-f17+gm24-hm25], rounded and limited as specified:



Wide multiply extract matrix complex doublets

Definition

```
def multsize.h.vs.v.lws.w.jj as
     mul ← ((VS&Vsize-1+))h-size | | Vsize-1+i,i| * ((WS&Wsize-1+j)h-size | | Wsize-1+j,j)
enddef
def WideMultiplyExtractMatrix(op,ra,rb,rc,rd)
     d - RegRead(rd, 128)
     c - RegRead(rc. 64)
     b ← RegRead(rb. 128)
     case b<sub>8.0</sub> of
           0..255:
                sqsize ← 128
           256..383:
                sgsize ← 64
           384..447:
                sgsuze ← 32
           448..479:
                 sgsize ← 16
           480..495:
                 sgsize ← 8
           496..503:
                 sqsize \leftarrow 4
```

```
504..507:
           sasize ← 2
     508.511:
           sqsize - 1
endcase
1 - b11
m - b12
n ← b13
signed - b14
if c_{3.0} \neq 0 then
     wsize ← (c and (0-c)) 11 04
     t \leftarrow c and (c-1)
eise
     wsize ← 128
endif
if sgsize < 8 then
     gsize ← 8
eiseif sqsize > wsize/2 then
     guze \leftarrow wsize/2
else
     gsize ← sgsize
endif
lgsize ← log[gsize]
wsize - log/wsize)
if twsize+6-n-lgsize.twsize-3 # 0 then
     msize ← ft and (0-tj) 11 04
     VirtAddr ← t and [t-1]
else
     msize ← 64°(Z-n)*wsize/gsize
     VirtAddr ← t
vsize ← [1+n]*msize*gsize/wsize
h \leftarrow \{2^*gsize\} + 7 - lgsize
Imsize - log(msize)
if \{VirtAddr_{Imsize-4_0} \neq 0 \text{ then }
     raise AccessDisallowedByVirtualAddress
case op of
     W.MULMAT.X.B:
          order ← B
     W.MULMAT.XL:
          order ← L
endcase
ms ← signed
ds ← signed * m
as ← signed or m
spos \leftarrow (b<sub>8.0</sub>) and (2°gsize-1)
dpos \leftarrow [0 | 1 | b23,16] and (gsize-1)
r \leftarrow spos
sfsize \leftarrow (0 11 b<sub>31,24</sub>) and (gsize-1)
```

```
If size \leftarrow (strice = 0) or ((strice-dpos) > gsize) 7 gsize-dpos : strice
      faize - fafaize + spos > h) 7 h - spos : tfsize
      # (b10_9 = 2) & -signed then
            md + F
      ebe
            md - b10.9
      endif
      for i \leftarrow 0 to write-grize by grize
            QO ← 02°gsize+7-lgsize
            for j \leftarrow 0 to vsize-gsize by gsize
                  if n then
                         if (-e & j & gsize = 0 then
                               k \leftarrow i\text{-}\{i\delta gsize\}\text{-}wsize^*\}8..igsize+1
                               aljogsizel - alji + muligsize.h.ms.mm.k.ds.d.ji
                         etse
                               k - i+gsize+wsize*ja_lgsize+1
                               q[+gsize] ← q[j] - mul(gsize,h,ms,mm,k,ds,d,j)
                         endif
                  else
                         q[j+gsize] \( \text{q[j]} \) mul[gsize,h,ms,mm,i+j*wsize/gsize,ds,d,j]
                  endil
            endfor
            p ← q[128]
            case md of
                  none, N:
                        s \leftarrow 0^{h-r} \mid 1 - p_r \mid 1 \mid p_r^{r-1}
                  Z:
                        s ← Ohr II Phi
                  F:
                        s - Oh
                  C:
                        s - Oh-r 11 11
            endcase
            v \leftarrow \{\{ds \in p_{h-1}\} \mid p\} + \{0 \mid 1s\}
            # (Vh_refsize = (as & Vrefsize-1)h+1-r-fsize) or not I then
                  w ← (as & v<sub>refsize-1</sub>)gsize-fsize-dpos | | v<sub>fsize-1+r,r</sub> | | 0dpos
            etse
                  w ← Is ? (vh | 1 - varize-dpos-1) · 1gsize-dpos | 11 Odpos
            endf
            Buze-1+i.j + W
      endfor
      2127.wsize ← 0
      RegWritefra, 128, al
enddef
```

Exceptions

Access disallowed by virtual address Access deallowed by tag Access disallowed by global TB Access deallowed by local TB Access detail required by tag Access detail required by local TB

Zeus System Architecture

Tue, Aug 17, 1999

Instruction Set Wide Multiply Matrix Fixtract

Access detail sequend by global TB Local TB miss Global TB miss

MicroUnity

Wide Multiply Matrix Extract Immediate

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.

Operation codes

B. T. J. C. F. Co.

THE RALL MANTY LOCA	Aide mustaly matrix extract immediate signed bytes big endian college
W.MUL.MATX.I.B.C.B	Wide multiply matrix extract ammediate signed bytes liftle enduan resing
W.MUL.MATX I.8.C.L	Wide multiply matrix extract immediate signed bytes hig endian finor
W.MUL.MAT.X.I.8.F.B	Wide multiply matrix extract immediate signed bytes liftle endian finor
W.MUL.M \T.X.I.8.F.L	
W.MUL.MATX.I.8.N.B	Wide multiply matrix extract immediate signed bytes hig enchan nearest
W.MUL.MATX.I.8.N.L	Wide multiply matrix estract immediate signed bytes little endian nearest
W.MUL.MAT.X.I.8.Z.B	Wide multiply matrix extract immediate signed bytes big endian zero
W.MUL.MATX.I.8.Z.L	Wide multiply matrix extract immediate signed bytes little endian zero
W.MUL.MAT.X.I.16.C.B	Wide multiply multius entract immediate signed doublets big endian ceiling
W.M. IL.MAT.X.I.16.C.L	Wide multiply matrix entract immediate signed doublins little endian colling
W.MUL.MATX.I.16.F.B	Aide multiply matrix extract immediate signed doublets big endian fleor
W.MUL.MAT.X.I.16.F.L	Wide multiply matrix extract immediate signed doublets little endian floor
W.MUL.MAT.X.I.16.N.B	Wide multiply matrix extract immediate signed doublets big endian nearest
W.MUL.MAT.X.I.16.N.L	Wide multiply matrix extract immediate signed drublets little-endian nearest
W.MUL.MAT.X.I.16.Z.B	Wide multiply matrix extract immediate signed doublets big endian zero
W.MUL.MAT.X.I.16.Z.L	Wide multiply matrix extract immediate expled doublets little endian zero
W.MUL.MAT.X.I.32.C B	Wide multiply matrix extract immadate signed quadrets big endian ceiling
W.MUL.MAT.X.I.32.C.L	Wide multiply matrix citract immediate signed quadlets little endian ceiling
W.MUL.MAT.X.i.32.F.B	Wide multiply matrix entract immediate signed quadlets big endan floor
W.MUL.MAT.X.I.32.F.L	Wide multiply nutrix citract immediate signed quadrets little endian floor
W.MUL.MAT.X.I.32.N.B	Wide multiply matrix extract immediate signed quadrets hig endian nearest
W.MUL.MAT.X.I.32.N.L	Wide multiply matrix extract immediate signed quadlets little endure newest
W.MUL.MAT.X.I.32.Z.B	Wide multiply matrix extract immediate signed quadlets big endian zero
W.MUL.MAT.X.I.32.Z.L	Wide multiply matrix extract immediate signed quadrets little enduan zero
W.MUL.MAT.X.I.64.C.B	Wide multiply matrix extract immediate signed actirits hig endure colling
W.MUL.MAT.X.I.64.C.L	Wide multiply matrix extract immediate signed orders little endan colling
W.MUL.MAT.X.I.64.F.B	Wide multiply matrix extract immediate signed nebrts hig endurn floor
W.MUL.MAT.X.I.64.F.L	Wide multiply matrix citrart immediate signed notices little endian floor
W.MUL.MAT.X.I.64.N.B	Wide multiply matrix extract immediate signed orders big endual neverse
W.MUL.MAT.X.I.64.N.L	Wide multiply matrix entract immediate signed extlets little endian newest
W.MUL.MAT.X.I.64.Z.B	Nide mumply matrix entract immediate signed exiters hig endian zero
W.MUL.MAT.X.I.64.Z.L	Wide multiply matrix citract immediate signed nettets little endian zero
W.MUL.MAT.X.I.C.8.C.B	Wide multiply matrix entract immediate complex bytes big endian colleg
₩.MUL.MAT.X.I.C.8.C.L	Wide multiply matrix citract immediate complex bytes little endian colling
W.MUL.MAT.X.I.C.8.F.B	Wide multiply matrix extract immediate complex bytes hig endian floor
W.MUL.MAT.X.I.C.8.F.L	Wide multiply matrix extract minodule complex bytes little endusi floor
W.MUL.MAT.X.I.C.8.N.B	Wide multiply matrix extract immediate complex bytes hig endian neverst
W MUL.MAT.X.I.C.8.N.L	Wide multiply matrix extract immediate complex bytes little endian nevest
W.MUL.MAT.X.I.C.8.Z.B	Wide multiply matrix entries immediate complex bytes big endian zero
W.MUL.MAT.X.I.C.8.Z.L	Wide multiply militure extract, immediate complex bytes little endum zero


	· · · · · · · · · · · · · · · · · · ·
W.MUL.MAT.X.I.C. 16.C.B	Wide multiply matrix extract immediate complex foublets big-endian colling
W.MUL.MAT.X.I.C.16.C.L	Wide multiply matrix citract immediate complex doublets little-endan ceiling
W.MUL.MAT.X.I.C. 16.F.B	Wide multiply matrix extract immediate complex doublets big-endum floor
W.MUL.MAT.X.I.C. 16.F.L	Wide multiply matrix extract atmediate complex doublets little-endian floor
W.MUL.MAT.X.I.C. 16.N.B	Wide multiply matrix extract immediate complex doublets big-endiari nearest
W.MUL.MAT.X.I.C.16.N.L	Wide multiply matrix extract immediate complex doublets little-endian nearest
W.MUL.MATX.I.C.16.Z.B	Wide multiply matrix extract immediate complex doublets big-endian zero
W.MUL.MATX.I.C.16.Z.L	Wide multiply matrix extract immediate complex doublets little-endan zero
W.MUL.MAT.X.I.C.32.C.B	Wide multiply matrix extract immediate complex quadlets big-endian ceiling
W.MUL.MAT.X.I.C.32.C.L	Wide multiply matrix extract immediate complex quadlets little-endian colling
W.MUL.MAT.X.I.C.32.F.B	Wide multiply matrix extract immediate complex quadlets big-endian floor
W.MUL.MAT.X.I.C.32.F.L	Wide multiply matrix extract immediate complex quadlets little-endian floor
W.MUL.MAT.X.I.C.32.N.B	Wide multiply matrix extract immediate complex quadlets big-endian nearest
W.MUL.MATY.I.C.32.N.L	Wide multiply matrix extract immediate complex quadlets little-endian nearest
W.MUL.MAT.X.I.C.32.Z.B	Wide multiply matrix entract immediate complex quadlets big endian zero
W.MUL.MATX.I.C.32.Z.L	Wide multiply matrix entract immediate complex quadlets little-endian zero
W.MUL.MATX.I.C.64.C.B	Wide multiply matrix extract immediate complex octets big endian ceiling
W.MUL.MAT.X.I.C.64.C.L	Wide multiply matrix extract immediate complex ortlets little-endian colling
W.MUL.MAT.X.I.C.64.F.B	Jude multiply matrix extract immediate complex ordets big endian floor
W.M.*UL.MAT.X.J.C.64.F.L	Wide multiply matrix extract immediate complex octiets little-endian floor
W.MUL.MAT.X.I.C.64.N.B	Wide multiply matrix extract immediate complex orders big-endian nearest
W.MUL.MAT.X.I.C.64.N.L	Wide multiply matrix extract immediate complex octiets little-endian nearest
W.MUL.MATX.I.C.64.Z.B	Wide multiply matrix extract immediate complex octiets big-endian zero
W.MUL.MAT.X.I.C.64.Z.L	Wide multiply matrix extract immediate complex octiets little-endian zero
W.MUL.MAT.X.I.M.8.C.B	Wide multiply matrix extract immediate mixed-signed bytes big-endian colling
W.MUL.MAT.X.I.M.B.C.L	Wide multiply maters entract immediate mixed signed bytes little-endian ceiling
W.MUL.MAT.X.I.M.8.F.B	Wide multiply matrix extract immediate mixed signed bytes big endian floor
W.MUL.MAT.X.I.M.B.F.L	Wide multiply matrix extract immediate mixed signed bytes little-endian floor
W.MUL.MATX.I.M.B.N B	Wide multiply matrix extract immediate mixed signed bytes big-endian nearest
W.MUL.MAT.X.I.M.8.N.L	Wide multiply matrix entract immediate mixed signed bytes little-endian nearest
W.MUL.MAT.X.I.M.8.Z.B	Wide multiply matrix extract immediate mixed silved bytes big endian zero
W.MUL.MAT.X.I.M.B.Z.L	Wide multiply metrix extract immediate mixed signed bytes little-cridian zero
W.MUL.MAT.X.I.M.16.C.B	Wide multiply metrix extract immediate mixed signed doublets big-endian ceiling
W.MUL.MAT.X.I.M.16.C.L	Wide multiply metrix extract immediate mixed signed disublets little-endian ceiling
W.MUL.MAT.X.I.M.16.F.B	Wide multiply metrix extract immediate mixed-signed doublets big endian floor
W.MUL.MAT.X.I.M.16.F.L	Wide multiply matrix extract immediate mixed-signed doublets little-enulian floor
W.MUL.MAT.X.I.M.16.N.B	Wilde multiply matrix extract immediate mixed signed doublets big-endian nearest
W.MUL.MAT.X.I.M.16.N.L	Wide multiply matrix extract immediate mixed signed doublets little-endian nearest
W.MUL.MAT.X.I.M.16.Z.B	Wide multiply matrix extract immediate mixed signed doubless big-endian zero
W.MUL.MAT.X.I.M.16.Z.L	Wide multiply matrix extract immediate mixed signed doublets little-endan zero
W.MUL.MAT.X.I.M.32.C.B	Wide multiply mirrix extract immediate mixed signed quadlets big-endian colling
W.MUL.MAT.X.I.M.32.C.L	Wide multiply matrix extract immediate mixed signed quadlets little-endian ceiling
W.MUL.MAT.X.I.M.32.F.B	Wide multiply matrix extract immediate muled signed quadlets big endian floor
W.MUL.MAT.X.I.M.32.F.L	Wide multiply matrix extract immediate mixed signed quadlets little endan floor
W.MUL.MAT.X.I.M.32.N.B	Wide multiply matrix entract immediate mixed signed quadlets big ordian nearest
W.MUL.MAT.X.I.M.32.N.L	Wide multiply matrix extract immediate mixed signed quarters little-endian nearest
W.MUL.MAT.X.I.M.32.Z.B	Wide multiply matrix extract immediate mixed signed quadlets big endian is o
W.MUL.MAT.X.I.M.32.Z.L	Wide multiply matrix extract immediate mixed signed quadlets little-end an 2 ro
W.MUL.MAT.X.I.M.64.C.B	Wide multiply matrix extract ammediate mixed signed octiets big endian ching
W.MUL.MAT.X.I.M.64.C.L	Wide multiply matrix extract immediate mixed signed octies little-endian ceiling

W.MULMATX.I.M.64.F.B	Wide multiply matrix entract immediate mated-signed octics big endan floor
WMULMATXIM64.F.L	Wate multiply matrix entract immediate mixed-agreed oction late-endan floor
WMULMATXIM.64.N.B	Wide multiply matrix extract manedate mated agreed actions big-endum nearest
W.MULMATXIM.64.N.L	Wide multiply matrix extract dynactate mand-agreed octics late-endan nearest
W.MULMATXIM.64.Z.B	Wild' multiply matrix entract immediate mated agried octions big-endum zero
WMULMATXIM64.Z.L	Wide multiply matrix entract immediate mixed-agreed oction little-endian zero
W.MULMATX.I.U.B.C.B	Wide multiply matrix entract immediate unsigned bytes big-endian colling
W.MULMATX.I.U.B.C.L	Wide multiply matrix entract immediate unsigned bytes lattle-endian ceiling
W.MUL.MAT.X.I.U.8.F,B	Wide multiply matrix extract immediate unsigned bytes big-endian floor
W.MUL.MAT.X.I.U.8.F.L	Wide multiply matrix entract immediate unsigned bytes little-endian floor
W.MUL.MAT.X.I.U.B.N.B	Wide multiply matrix extract immediate unsigned bytes big-endian neurest
W.MUL.MATX.I.U.8.N.L	Wide multiply matrix entract immediate unsigned bytes little-endum nearest
W.MUL.MATX.I.U.16.C.B	Wide multiply matrix entract immediate unsigned doublets big-endian ceiling
W.MULMATX.I.U.16.C.L	Wide multiply makes entract immediate unsigned doublets little-endam ceding
W.MULMATX.I.U.16.F.B	Wide multiply mains entract immediate unsigned doublets big-endian floor
W.MUL MATXI.U.16.F.L	sinde multiply matrix entract immediate unsigned doublets little endian floor
W.MULMATX.! U.16.N.B	Wide multiply matrix entract immediate urrighed duublets big endian nearest
W.MULMATX.I.U.15.N.L	Wide multiply matrix entract immediate unsigned doublets little-endain nearest
W.MUL.MAT.X.I.U.32.C.B	Wide muleply matrix extract immediate unsigned quadlets big-endian ceiling
W.MUL.MAT.X.I.U.32.C.L	Wide multiply matrix citract immediate unsigned quadlets little-enduan ceiling
W.MUL.MAT.X.I.U.32.F.B	Wide multiply matrix citract immediate unsigned quadless big-endian floor
W.MULMATX.I.U.32.F.L	Wide multiply multim entract immediate unsigned quadlets little-endian floor
W.MUL.MATX.I.U.32.N.B	Wide multiply matrix entract immediate unsigned quadlets big-endian nearest
W.MUL.MAT.X.I.U.32.N.L	Wide multiply matrix extract immediate unsigned quadlets little-endain nearest
W.MULMAT.X.I.U.64.C.B	Wide multiply matrix entract immediate unsigned orders big-endien colling
W.MUL.MAT.X.I.U.64.C.L	Wide multiply matrix extract immediate unsigned acties little-endian colling
W.MUL.MAT.X.I.U.64.F.B	Wide multiply matrix extract immediate unsigned acties big-endum floor
W.MULMAT.X.I.U.64.F.L	Wide multiply matrix extract immediate unsigned acties little-endure floor
W.MUL.MAT.X.I.U.64.N.B	Wide multiply matrix citizact immediate unsigned octies big endian nearest
W.MUL.MAT.X.I.U.64.N.L	Wide multiply matrix extract immediate unsigned orders little-endain nearest

Format

W.op.size.rndrd=rc,rb,i

rd=wopsizernd(rc,rb,i)



```
sz ← log(size) - 3
case op of
W.MUL.MAT.X.I, W.MUL.MAT.X.I.C:
    assert size + 6 - log(size) ≥ i ≥ size + 6 - log(size) - 3
    sh ← size + 6 - log(size) - i
W.MUL.MAT.X.I.M, W.MUL.MAT.X.I.U:
    assert size + 7 - log(size) ≥ i ≥ size + 7 · log(size) - 3
    sh ← size + 7 - log(size) - i
endcase
```

Description

The contents of register rc is used as a virtual address, and a value of specified size is loaded from memory. A second value is the contents of register rb. The values are partitioned into groups of operands of the size specified and are multiplied and summed, or are convolved, producing a group of sums. The group of sums is rounded, and limited as specified, yielding a group of results, each of which is the size specified. The group of results is catenated and placed in register rd.

The wide-multiply-extract-immediate-matrix instructions (W.MUL_MAT.X.I., W.MUL_MAT.X.I.C) perform a partitioned array multiply of up to 16384 bits, that is 128x128 bits. The width of the array can be limited to 128, 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-haif the desired size in bytes to the virtual address operand: 8, 4, 2, or 1. The array can be limited vertically to 128, 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-half the desired memory operand size in bytes to the virtual address operand.

The virtual address must either be aligned to 2048/gsize bytes (or 1024/gsize for W.MUL.MAT.X.I.C), or must be the sum of an aligned address and one-half of the size of the memory operand in bytes and/or one-half of the size of the result in bytes. An aligned address must be an exact multiple of the size expressed in bytes. If the address is not valid an "access disallowed by virtual address" exception occurs.

7. (zero) rounding is not defined for unsigned extract operations, and a ReservedInstruction exception is raised if attempted. F (floor) rounding will properly round unsigned results downward.


A wide-multiply-extract-immediate-matrix-doublets instruction (W.MUI_MAT.X.I.16 or W.MUI_MAT.X.I.U.16) multiplies memory [m63 m62 m61 ... m2 m1 m0] with vector [h g f e d c b a], yielding the products [am7+bm15+cm23+dm31+em39+fm47+gm55+hm63 ... am2+bm10+cm18+dm26+em34+fm42+gm50+hm58 am1+bm9+cm17+dm25+em33+fm41+gm49+hm57

am0+bm8+cm16+dm24+cm32+fm40+gm48+hm56], rounded and limited as specified:

Wide multiply matrix extract immediate doublets

Wide Multiply Matrix Extract Immediate

A wide-multiply-matrix-extract-immediate-complex-doublets instruction (W.MUI_MAT.X.I.C.16) multiplies memory [m31 m30 m29 ... m2 m1 m0] with vector [h g f e d c b a], yielding the products [am7+bm6+cm15+dm14+em23+fm22+gm31+hm30 ... am2-bm3+cm10-dm11+em18-fm19+gm26-hm27 am1+bm0+cm9+dm8+em17+fm16+gm25+hm24 am0-bm1+cm8-dm9+em16-f17+gm24-hm25], rounded and limited as specified:



Wide multiply matrix extract immediate complex doublets

Definition

```
def mulisize,h,vs,v,i,ws,w,jj as
     mul - ([vs&vsze-1+]h-size | 1 | vsze-1+j.| * ([vs&wsize-1+]h-size | 1 | wsze-1+j.]
enddef
def WideMultiplyExtractImmediateMatrix[op,md,gsize,rd,rc,rb,sh]
     c +- RegRead(rc, 64)
     b ← RegRead(rb, 128)
     lgsze ← log|gsze|
     case op of
          W.MUL.MAT.X.I.B, WMUL.MAT.X.I.L, WMUL.MAT.X.I.U.B, WMUL.MAT.X.I.U.L,
          WMULMAT.X.I.M.B, WMULMAT.X.I.M.L:
                # closize-4.0 # 0 then
                     raise AccessDisallowedByVirtualAddress
                if c_{3,losize-3} \neq 0 then
                     wsize \leftarrow (c and (0-c)) 11 U^4
                     t \leftarrow c and [c-1]
                else
                     wsize ← 128
                     t \leftarrow c
```

```
endif
           hysize - log(wsize)
           if busize+6-lgsize. Avsize-3 # 0 then
                 msize - R and 10-th 11 04
                 VirtAddr + 1 and R-1)
           else
                 msize ← 128°wsize/gsize
                 VirtAddr ← t
           endif
           vsize ← msize*gsize/wsize
      W.MULMATXICE, W.MULMATXI.C.L:
           # clasize-4.0 # 0 then
                 raise AccessDisallowedByVirtualAddress
           endif
           \# c<sub>3.,losize-3</sub> \# 0 then
                 wsize \leftarrow (c and (0-c)) 11 0^4
                 t \leftarrow c and \{c-1\}
           else
                 w:ize ← 128
          - endif
           wsize ← log(wsize)
           # Twsize+5-lgsize.lwsize-3 ≠ 0 then
                 msize \leftarrow [t and [0-t]] | 1 | 0<sup>4</sup>
                 VirtAddr ← t and [t-1]
           etse
                 msize ← 64°wsize/gsize
                 VirtAddr ← t
           endif
           vsize ← 2*msize*asize/wsize
endcase
case op of
     W.MUL.MAT.X.I.B, W.MUL.MAT.X.I.U.B, W.MUL.MAT.X.I.M.B, W.MUL.MAT.X.I.C.B:
           order ← B
     W.MULMATXIL W.MULMATXI.U.L W.MULMATXI.M.L W.MULMATXI.C.L:
           order ← L
endcase
case op of
     W.MUL.MAT.X.I.U.B, W.MUL.MAT.X.I.U.L:
           as \leftarrow ms \leftarrow bs \leftarrow 0
     W.MULMATXIM.B, W.MULMATXI.M.L.:
           bs \leftarrow 0
           as - ns - 1
     W.MUL.MATXI.B. W.MUL.MATXI.L. W.MUL.MATXI.C.B. W.MUL.MATXI.C.L:
           as \leftarrow ms \leftarrow bs \leftarrow 1
endcase
m ← LoadMemory(c,VirtAddr,msize,order)
h \leftarrow (2^{\circ}gsize) + 7 - lgsize - (ms and bs)
r \leftarrow h \cdot size \cdot sh
for i ← 0 to wsize-gsize by gsize
     a(0) ← 02°gsze+7-lgsize
     for j \leftarrow 0 to vsize-gsize by gsize
           case op of
```

```
WALLMATXIB, WALLMATXIL
                WALLMATXIUE WALLMATXIUL
                WMULMATXIMB, WMULMATXIML:
                     aljegsizef ← alif + muligsize.hms.mi+wsize*je_losize.bs.b.jl
                WANTANTXICE WANTANTXICL:
                     # (-# & j & gsize = 0 then
                          k - i-lj&gsizej+wsize*je_losize+1
                          alj-asize| - alj| + mullasize,h,ms,m,k,bs,b,j|
                           k - i+gsize+wsize*ja_lasize+1
                          alj+gsize| -- alj| - mul(gsize,h,ms,m,k,bs,b,j|
          endcase
     endfor
     p \leftarrow q|vsize|
     case md of
          none, N:
                s \leftarrow 0^{h-r} \cdot 1 \cdot p_r \cdot 1 \cdot p_r^{r-1}
          Z:
               s - Oher 11 ph-1
          F:
               s - on
          C:
               s ← Oh-r 11 1"
     endcase
     v ← (|as & ph. || | |p| + (0 | |s|
     if (Vh. reguze = las & Vreguze-1)h+1-r-gsize then
          agsize-1+r.i ← Vosize-1+r.r
     else
          agsize-1+i.j ← as ? Nn 11 -vgsize-1] : 19size
     endf
endfor
2127 wsize ← 0
RegWnte(rd, 128, a)
```

Exceptions

enddef

Access disallowed by virtual address Access disallowed by global TB Access disallowed by local TB Access detail required by tag Access detail required by local TB Access detail required by global TB Local TB miss Global TB miss

Wide Multiply Matrix Floating-point

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.

Operation codes

W.MULMAT.C.F.16.B	Wide multiply matrix complex floating-point half big-endian
W.MULMAT.C.F.16.L	Wide multiply matrix complex floating-point half little-endian
W.MUL.MAT.C.F.32.B	Wide multiply matrix complex floating-point single big-endian
W.MUL.MAT.C.F.32.L	Wide multiply matrix complex floating-point single little-endian
W.MULMAT.C.F.64.B	Wide multiply matrix complex floating-point double big-endian
W.MUL.MAT.C.F.64.L	Wide multiply matrix complex floating-point double little-endian
W.MUL.MAT.F.16.B	Wide multiply matrix floating-point half big-endian
W.MULMAT.F.16.L	Wide multiply matrix floating-point half little-endian
W.MULMAT.: .32.B	Wide multiply matrix floating-point single big-endian
W.MUL.MAT.F.32.L	Wide multiply matrix floating-point single little-endian
W.MUL.MAT.F.64.B	Wide multiply matrix floating-point double big-endian
W.MUL.MAT.F.64.L	Wide multiply matrix floating-point double little-endian

Format

M.op.size.order

rd=rc,rb

rd=mopsizeorder(rc,rb)

31	2423		18 17		12 11		65 43	
W.MINOR.	order	rd		rc		rb	SZ	ор
-		- 4		4		6	2	4


Description

The contents of register rc is used as a virtual address, and a value of specified size is loaded from memory. A second value is the contents of register rb. The values are partitioned into groups of operands of the size specified. The second values are multiplied with the first values, then summed, producing a group of result values. The group of result values is catenated and placed in register rd.

The wide-multiply-matrix-floating-point instructions (W.MULMAT.F., W.MULMAT.C.F) perform a partitioned array multiply of up to 16384 bits, that is 128x128 bits. The width of the array can be limited to 128, 64, 32 bits, but not smaller than twice the group size, by adding one-half the desired size in bytes to the virtual address operand: 8, 4, or 2. The array can be limited vertically to 128, 64, 32, or 16 bits, but not smaller than twice the group size, by adding one-half the desired memory operand size in bytes to the virtual address operand.


The virtual address must either be aligned to 2048/gsize bytes (or 1024/gsize for W.MUL.MAT.C.F), or must be the sum of an aligned address and one-half of the size of the memory operand in bytes and/or one-half of the size of the result in bytes. An aligned address must be an exact multiple of the size expressed in bytes. If the address is not valid an "access disallowed by virtual address" exception occurs.

A wide-multiply-matrix-floating-point-half instruction (W.MUL-MAT.F) multiplies memory [m31 m30 ... m1 m0] with vector [h g f e d c b a], yielding products [hm31+gm27+...+bm7+am3 ... hm28+gm24+...+bm4+am0]:



Wide multiply matrix floating-point half

A wide-multiply-matrix-complex-floating-point-half instruction (W.MULMAT.F) multiplies memory [m15 m14 ... m1 m0] with vector [h g f e d c b a], yielding products [hm14+gm15+...+bm2+am3 ... hm12+gm13+...+bm0+am1 -hm13+gm12+...-bm1+am0]:



Wide multiply matrix complex floating-point half

Definition

```
def multsize, v,i,w,ii as
     mul ← fmulf[size,vsize-1+j.,j]. F(size, Wsize-1+j.,j]
enddel
def MemoryFloatingPointMultiply[major.op.gsize,rd,rc,rb]
     c - RegRead(rc, 64)
     b - RegRead(rb, 128)
     igaze - logigsizej
     switch op of
           W.MULMAT.F.16, W.MULMAT.F.32, W.MULMAT.F.64:
                if c_{igsize-4..0} \neq 0 then
                      raise AccessDisallowedByVirtualAddress
                if c_{3,losize-3} \neq 0 then
                      wsize ← (c and (0-c)) 11 04
                      t \leftarrow c \text{ and } \{c \cdot 1\}
                else
                      wsize ← 128
                      t ← c
                 endil
                 twsize ← log(wsize)
                 if twsize+6-lgsize.lwsize-3 ≠ 0 then
                      msize ← (t and (0-t)) 11 04
                      VirtAddr ← t and (t-1)
                 etse
                      msize ← 128°wsize/gsize
                      VirtAddr ← t
                 endif
```

. . . .

```
vsize - msize*asize/wsize
          WMULMAT.CF.16, WMULMAT.CF.32, WMULMAT.CF.64:
               if Clasice-4..0 # 0 then
                     raise AccessDisallowedByVIrtualAddress
               endif
               if c_{3,lgsize-3} \neq 0 then
                     wsize ← (c and (0-c)) 11 04
                     t \leftarrow c and (c-1)
               else
                     wsize \leftarrow 128
                     t - c
               endif
               lwsize ← log(wsize)
               if t_{wsize+5}-lgsize.lwsize-3 \neq 0 then
                     msize ← (t and (0-ti) 11 04
                     VirtAddr ← t and [t-1]
               else
                     msize ← 64 wsize/gsize
                     VirtAddr ← t
               endif
               vsize - 2°msize*gsize/wsize
     endcase
     case major of
          M.MINOR.B:
               order ← B
          M.MINOR.L:
               order ← L
     endcase
     m 		LoadMemory(c,VirtAddr,msize,order)
     for i \leftarrow 0 to wsize-gsize by gsize
          dioi.t ← NULL
          for j \leftarrow 0 to vsize-gsize by gsize
               case op of
                     W.MULMAT.F.16, W.MULMAT.F.32, W.MULMAT.F.64:
                           aljegsize - laddiglij, muligsize,m.iewsize*jg...lgsizebill
                     W.MULMAT.C.F.16, W.MULMAT.C.F.32, M.MULMAT.C.F.64:
                           # (-i) & j & gsize = 0 then
                                k ← i-(j&gsize)+wsize*jg...lgsize+1
                                ali+gsize| - fadd(ali), mullgsize,m.k.b.ji)
                           else
                                k \leftarrow \text{i+gsize+wsize+j8, jgsize+1}
                                aljigsize) - fsub(alj), mul(gsize,m.k.b.il)
                           endif
                endcase
          endfor
          agsize-1+i..i ← q[vsize]
     endfor
     a127.wsize ← 0
     RegWritefrd, 128, a)
enddef
```

Exceptions

Floating-point arithmetic
Access disaffoued by virtual address
Access disaffoued by tag
Access disaffoued by global TB
Access disaffoued by local TB
Access detail sequired by tag
Access detail sequired by global TB
Access detail sequired by global TB
Local TB miss
Global TB miss

Wide Multiply Matrix Galois

These instructions take an address from a general register to fetch a large operand from memory, second and third operands from general registers, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.

Operation codes

W.MUL.MAT.G.B	Wide multiply matrix Galois big-endian
W.MUL.MAT.G.L	Wide multiply matrix Galois little-endian

Format

W.MULMAT.G.order

ra=rc,rd,rb

ra=mgmorder(rc,rd,rb)

31	2423		18 17	12 11		65	0
W.MUL	G.order	rd		c	rb		ra
	3	6		6	6		6


Description

The contents of register re is used as a virtual address, and a value of specified size is loaded from memory. Second and third values are the contents of registers rd and rb. The values are partitioned into groups of operands of the size specified. The second values are multiplied as polynomials with the first value, producing a result which is reduced to the Galois field specified by the third value, producing a group of result values. The group of result values is catenated and placed in register ra.

The wide-multiply-matrix-Galois instruction (W.MUL.MAT.G) performs a partitioned array multiply of up to 16384 bits, that is 128x128 bits. The width of the array can be limited to 128, 64, 32, or 16 bits, but not smaller than twice the group size of 8 bits, by adding one-half the desired size in bytes to the virtual address operand: 8, 4, 2, or 1. The array can be limited vertically to 128, 64, 32, or 16 bits, but not smaller than twice the group size of 8 bits, by adding one-half the desired memory operand size in bytes to the virtual address operand.

The virtual address must either be aligned to 256 bytes, or must be the sum of an aligned address and one-half of the size of the memory operand in bytes and/or one half of the size of the result in bytes. An aligned address must be an exact multiple of the size expressed in bytes. If the address is not valid an "access disallowed by virtual address" exception occurs.

A wide-multiply-matrix-Galois instruction (W.MUL.MAT.G) multiplies memory [m255 m254 ... m1 m0] with vector [p o n m l k j i h g f e d c b a], reducing the result modulo polynomial [q], yielding products [(pm255+om247+...+bm31+sm15 mod q) (pm254+om246+...+bm30+sm14 mod q) ... (pm248+om240+...+bm16+sm0 mod q)]:



Wide multiply matrix Galois

Definition

```
def c - PolyMultiply(size,a,b) as
      p(0) ← 02°size
      for k \leftarrow 0 to size-1
            p(k+1) \leftarrow p(k) - a_k ? (0^{size-k} | 1| b | 1| 0^k) : 0^{2^{size}}
      endfor
      c - pisizel
enddef
def c - PolyResidue(size,a,b) as
      p(0) ← a
      for k \leftarrow size-1 to 0 by -1
            p(k+1) \leftarrow p(k) \cap p(0)_{size+k} ? (0^{size-k} | 11 | 1^{1} | 11 | b | 11 | 0^{k}) : 0^{2^{size}}
      endfor
      c - piszejsze-1.0
enddef
def WideMultiplyGalois(op.rd,rc,rb,ra)
      d ← RegRead(rd, 128)
      c ← RegRead(rc, 64)
      b ← RegRead(rb, 128)
      gsize \leftarrow 8
```

Local TB miss Global TB miss

```
Igsize - log(gsize)
     If Clasize-4.0 # 0 then
           raise AccessDisallowedByVirtualAddress
     if c_{3,10size-3} \neq 0 then
           wsize \leftarrow (c and (0-c)) 11 0^4
           t - c and (c-1)
     else
           wsize ← 128
     endil
     lwsize - log(wsize)
     if t_{wsize+6-lgsize..wsize-3} \neq 0 then
           msize ← (t and (0-t)) 1 1 04
           VirtAddr ← t and (t-1)
     else
           msize ← 128°wsize/gsize
           VirtAddr ← t
     endir
     case op of
           W.MUL.MAT.G.B:
                 order ← B
           W.MUL.MAT.G.L:
                 order ← L
     endcase
     m - LoadMemory(c,VirtAddr,msize,order)
     for i \leftarrow 0 to wsize-gsize by gsize
           alo| ← 02°gsize
           for j \leftarrow 0 to vsize-gsize by gsize
                 k - +wsize'ja..lgsize
                 a[j+gsize] ← a[j] * PolyMultiply[gsize,mk+gsize-1..k.d]+gsize-1..j]
           agsize-1+...i - PolyResidue(gsize,q[vsize],bgsize-1..0]
     endfor
     3127..wsize ← 0
     RegWrite(ra, 128, a)
enddef
Exceptions
Access disallowed by virtual address
Access disallowed by tag
Access desallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
```

Wide Switch

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.


Operation codes

W.SWITCH.B	Wide switch big-endian
W.SWITCHLL	Wide switch little-endian

Format

op ra=rc.rd.rb

ra=op(rc.rd.rb)



Description

The consents of register rc is specifies as a virtual address and optionally an operand size, and a value of specified size is loaded from memory. A second value is the catenated consents of registers rd and rb. Eight corresponding bits from the memory value are used to select a single result bit from the second value, for each corresponding bit position. The group of results is catenated and placed in register ra.

The virtual address must either be aligned to 128 bytes, or must be the sum of an aligned address and one-half of the size of the memory operand in bytes. An aligned address must be an exact multiple of the size expressed in bytes. The size of the memory operand must be 8, 16, 32, 64, or 128 bytes. If the address is not valid an "access disallowed by virtual address" exception occurs. When a size smaller than 128 bits is specified, the high order bits of the memory operand are replaced with values corresponding to the bit position, so that the same memory operand specifies a bit selection within symbols of the operand size, and the same operation is performed on each symbol.

Definition

```
def WideSwitchjop.rd.rc.rb.raj
```

- d ← RegReadird, 128)
- c RegReadire, 641
- b ← RegRead(rb. 128)
- d c1.0 ≠ 0 then

raise AccessDisallowedByVirtualAddress

elsed ca.o # 0 then

VirtAddr ← c and (c-1)

```
w \leftarrow wsize \leftarrow k and lo-dl 11 0^1
else
     VirtAddr - c
     w ← wsize ← 128
endil
msize ← 8*wsize
wsize ← log(wsize)
case op of
     W.SWITCH.B
           order - B
     W.SWITCHL:
          order ← L
endcase
m - LoadMernory(c,VirtAddr,msize,order)
do + d II b
for i ← 0 to 127
     j -- 0 11 invsize-1.0
     k \leftarrow m_2 w_{ij} | 1 m_2 w_{ij} | 1 m_3 w_{ij} | 1 m_2 w_{ij} | 1 m_2 w_{ij} | 1 m_{ij} | 1 m_{ij}
     1 ← 17. wsze 11 Jwsze-1.0
     a - ob
endfor
RegWritefra, 128, aj
```

Exceptions

Security of the contract of th

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by global TB
Access detail required by global TB
Local TB miss
Global TB miss

Wide Translate

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and catenate the results together, placing the result in a general register.

Operation codes

W.TRANSLATE.8.B	Wide translate bytes big-endian	
W.TRANSLATE. 16.B	Wide translate doublets big-endian	
W.TRANSLATE.32.B	Wide translate quadlets big-endian	
W.TRANSLATE.64.B	Wide translate octlets big-endian	
W.TRANSLATE.8.L	Wide translate bytes little-endian	
W.TRANSLATE. 16.L	Wide translate doublets little-endian	
W.TRANSLATE.32.L	Wide translate quadlets little-endian	
W.TRANSLATE.64.L	Wide translate octlets little-endian	

Format

W.TRA'\SLATE.size order

rd=rc,rb

rd=wtranslatesizeorder(rc,rb)

31	2423		1817		1211		65 4 3		0
W TRANSLATE.OF	der	rd		rc		rb	SZ	0	7
8		6		6		6	2	4	

Description

The contents of register re is used as a virtual address, and a value of specified size is loaded from memory. A second value is the contents of register rb. The values are partitioned into groups of operands of a size specified. The low-order bytes of the second group of values are used as addresses to choose entries from one or more tables constructed from the first value, producing a group of values. The group of results is catenated and placed in register rd.

By default, the total width of tables is 128 bits, and a total table width of 128, 64, 32, 16 or 8 bits, but not less than the group size may be specified by adding the desired total table width in bytes to the specified address: 16, 8, 4, 2, or 1. When fewer than 128 bits are specified, the tables repeat to fill the 128 bit width.

The default depth of each table is 256 entries, or in bytes is 32 times the group size in bits. An operation may specify 4, 8, 16, 32, 64, 128 or 256 entry tables, by adding one half of the memory operand size to the address. Table index values are masked to ensure that only the specified portion of the table is used. Tables with just 2 entries cannot be specified; if 2 entry tables are desired, it is recommended to load the entries into registers and use G.MUX to select the table entries.

Failing to initialize the entire table is a potential security hole, as an instruction in with a small-depth table could access table entries previously initialized by an instruction with a large-depth table. We could close this hole either by initializing the entire table, even if extra cycles are required, or by masking the index bits so that only the initialized portion of the table is used. Initializing the entire table with no penalty in cycles could require writing to as many as 128 entries at once, which is quite likely to cause circuit complications. Initializing the entire table with writes to only one entry at a time requires writing 256 cycles, even when the table is smalle: Masking the index bits is the preferred solution.

Masking the index bits suggests that this instruction, for tables larger than 256 entries, may be useful for a general-purpose memory translate function where the processor performs enough independent load operations to fill the 128 bits. Thus, the 16, 32, and 64 bit versions of this function perform equivalent of 8, 4, 2 withdraw, 8, 4, or 2 load-indexed and 7, 3, or 1 group-extract instructions. In other words, this instruction can be as powerful as 23, 11, or 5 existing instructions. The 8-bit version is a single-cycle operation replacing 47 existing instructions, so these are not as big a win, but nonetheless, this is at least a 50% improvement on a 2-issue processor, even with one-cycle-per load timing. To make this possible, the default table size would become 65536, 2^{32} and 2^{64} for 16, 32 and 64-bit versions of the instruction.

For the big-endian version of this instruction, in the definition below, the contents of register rb is complemented. This reflects a desire to organize the table so that the lowest addressed table entries are selected when the index is zero. In the logical implementation, complementing the index can be avoided by loading the table memory differently f: big-endian and little-endian versions. A consequence of this shortcut is that a table loaded by a big-endian translate instruction cannot be used by a little-endian translate instruction, and vice-versa.

The virtual address must either be aligned to 4096 bytes, or must be the sum of an aligned address and one half of the size of the memory operand in bytes and/or the desired total table width in bytes. An aligned address must be an exact multiple of the size expressed in bytes. The size of the memory operand must be a power of two from 4 to 4096 bytes, but must be at least 4 times the group size and 4 times the total table width. If the address is not valid an "access disallowed by virtual address" exception occurs.

Definition

```
del WideTranslate(op,gsize,rd,rc,rb).

c ← RegRead(rc, 64)

b ← RegRead(rb, 128)

lgsize ← log(gsize)

if clgsize.4, 0 ≠ 0 then

raise AccessDisallowedByVirtualAddress
endif

if c4 lgsize.3 ≠ 0 then

wsize ← (c and (0-c)) + 1 0<sup>3</sup>

t ← c and (c-1)

else
```

```
wsize ← 128
     endil
     hysize - loghysize
     if (wsize-4. wsize-2 = 0 then
          msize ← (t and (0-tj) 11 04
          VirtAddr ← t and (t-1)
     etse
          msize ← 756°wsize
          VirtAddr ← t
     endif
     case op of
          W.TRANSLATE.B:
               order - B
          W.TRANSLATE.L:
               order ← L
    endcase
     m 		LoadMemory(c,VirtAddr,msize,order)
     vsize ← msize/wsize
     Ivsize ← log[vsize]
     for i \leftarrow 0 to 128-gsize by gsize
          J - (lorder=B)NSIZE) "(b)NSIZE-1+1.1) "WSIZE+1-1.0
          agsize-1+i..i ← Mj+gsize-1..j
     endfor
     RegWrite(rd, 128, a)
enddef
```

Exceptions

Access disallowed by virtual address Access disallowed by tag Access disallowed by global TB Access disallowed by tocal TB Access detail required by tag Access detail required by local TB Access detail required by global TB Local TB miss Global TB miss

Memory Management

This section discusses the caches, the translation mechanisms, the memory interfaces, and how the multiprocessor interface is used to maintain cache coherence.

Overview


The Zeus processor provides for both local and global virtual addressing, arbitrary page sizes, and coherent-cache multiprocessing. The memory management system is designed to provide the requirements for implementation of virtual machines as well as virtual memory.

All facilities of the memory management system are themselves memory mapped, in order to provide for the manipulation of these facilities by high-level language, compiled code.

The translation mechanism is designed to allow full byte-at-a-time control of access to the virtual address space, with the assistance of fast exception handlers.

Privilege levels provide for the secure transition between insecure user code and secure system facilities. Instructions execute at a privilege, specified by a two-bit field in the access information. Zero is the least-privileged level, and three is the most-privileged level.

The diagram below sketches the basic organization of the memory management system:



In general terms, the memory management starts from a legal virtual address. The local virtual address is translated to a global virtual address by a LTB (Local Translation Buffer). In turn, the global virtual address is translated to a physical address by a GTB (Global

BARTIN COLORS SALES SELECTION

Translation Buffer). One of the addresses, a local virtual address, a global virtual address, or a physical address, is used to index the cache data and cache tag arrays, and one of the addresses is used to check the cache tag array for cache presence. Protection information is assembled from the LTB, GTB, and optionally the cache tag, to determine if the access is legal.

This form varies somewhat, depending on implementation choices made. Because the LTB leaves the lower 48 bits of the address alone, indexing of the cache arrays with the local virtual address is usually indentical to cache arrays indexed by the global virtual address. However, indexing cache arrays by the global virtual address rather than the physical address produces a coherence issue if the mapping from global virtual address to physical is many-to-one.

Starting from a local virtual address, the memory management system performs three actions in parallel: the low-order bits of the virtual address are used to directly access the data in the cache, a low-order bit field is used to access the cache tag, and the high-order bits of the virtual address are translated from a local address space to a global virtual address space.

Following these three actions, operations vary depending upon the cache implementation. The cache tag may contain either a physical address and access control information (a physically-tagged cache), or may contain a global virtual address and global protection information (a virtually-tagged cache).

For a physically-tagged cache, the global virtual address is translated to a physical address by the GTB, which generates global protection information. The cache tag is checked against the physical address, to determine a cache hit. In parallel, the local and global protection information is checked.

For a virtually-tagged cache, the cache tag is checked against the global virtual address, to determine a cache hit, and the local and global protection information is checked. If the cache misses, the global virtual address is translated to a physical address by the GTB, which also generates the global protection information.

Local Translation Buffer

The 64-bit global virtual address space is global among all tasks. In a multitask environment, requirements for a task-local address space arise from operations such as the UNIX "fork" function, in which a task is duplicated into parent and child tasks, each now having a unique virtual address space. In addition, when switching tasks, access to one task's address space must be disabled and another task's access enabled.

Zeus provides for portions of the address space to be made local to individual tasks, with a translation to the global virtual space specified by four 16-bit registers for each/local virtual space. The registers specify a mask selecting which of the high-order 16 address bits are checked to match a particular value, and if they match, a value with which to modify the virtual address. Zeus avoids setting a fixed page size or local address size; these can be set by software conventions.

A local virtual address space is specified by the following:

field name	size	description
lm	16	mask to select fields of local virtual address to perform match over
la	16	value to perform match with masked local virtual address
bx	16	value to xor with local virtual address if matched
lρ	16	local protection field (detailed later)

local virtual address space specifiers

Physical address

There are as many LTB as threads, and up to 2³ (8) entries per LTB. Each entry is 128 bits, with the high order 64 bits reserved. The physical address of a LTB entry for thread th, entry en, byte b is:

63		- 6				2423 19	18	76 4	3 0
	FFFF	FFFF	0000	0000	6324	th	0	en	Ь
			40		101 -0-04	5	12	3	4

Definition

```
def data.flags ← AccessPhysicalLTB(pa,op,wdata) as

th ← pa<sub>23-19</sub>

en ← pa<sub>6-4</sub>

if (en < (1-11-0<sup>LE</sup>)) and (th < T) and (pa<sub>18.6</sub>=0) then

case op of

ii.

data ← 0<sup>64</sup>-11-LTBArray(th)[en]

W:

LocalTB[th][en] ← wdata<sub>63.0</sub>

endcase

else

data ← 0

endif

enddef
```

Entry Format

These 16-bit values are packed together into a 64-bit LTB entry as follows:


63	48 47		32 31	16 15	0
	lm	la		lx	lp
	16	16		16	16

The LTB contains a separate context of register sets for each thread, indicated by the th index above. A context consists of one or more sets of lm/la/lx/lp registers, one set for each simultaneously accessible local virtual address range, indicated by the en index above. This set of registers is called the "Local TB context," or LTB (Local Translation Buffer)

context. The effect of this mechanism is to provide the facilities normally attributed to segmentation. However, in this system there is no extension of the address range, instead, segments are local nicknames for portions of the global virtual address space.

A failure to match a LTB entry results either in an exception or an access to the global virtual address space, depending on privilege level. A single bit, selected by the privilege level active for the access from a four bit control register field, global access, ga determines the result. If gapt, is zero (0), the failure causes an exception, if it is one (1), the failure causes the address to be directly used as a global virtual address without modification.

Global Access (fields of control register)



Usually, global access is a right conferred to highly privilege levels, so a typical system may be configured with ga0 and ga1 clear (0), but ga2 and ga3 set (1). A single low-privilege (0) task can be safely permitted to have global access, as accesses are further limited by the rwxg privilege fields. A concrete example of this is an emulation task, which may use global addresses to simulate segmentation, such as an x86 emulation. The emulation task then runs as privilege 0, with ga0 set, while most user tasks run as privilege 1, with ga1 clear. Operating system tasks then use privilege 2 and 3 to communicate with and control the user tasks, with ga2 and ga3 set.

For tasks that have global access disabled at their current privilege level, failure to match a LTB entry causes an exception. The exception handler may load an LTB entry and continue execution, thus providing access to an arbitrary number of local virtual address ranges.


When failure to match a LTB entry does not cause an exception, instructions may access any region in the local virtual address space, when a LTB entry matches, and may access regions in the global virtual address space when no LTB entry matches. This mechanism permits privileged code to make judicious use of local virtual address ranges, which simplifies the manner in which privileged code may manipulate the contents of a local virtual address range on behalf of a less-privileged client. Note, however, that under this model, an LTB miss does not cause an exception directly, so the use of more local virtual address ranges than LTB entries requires more care: the local virtual address ranges should be selected so as not to overlap with the global virtual address ranges, and GTB misses to LVA regions must be detected and cause the handler to load an LTB entry.

Each thread has an independent LTB, so that thread may independently define local translation. The size of the LTB for each thread is implementation dependent and defined as the LE parameter in the architecture description register. LE is the log of the number of entries in the local TB per thread; an implementation may define LE to be a minimum of 0, meaning one LTB entry per thread, or a maximum of 3, meaning eight LTB entries per thread. For the initial Zeus implementation, each thread has two entries and LE=1.


A minimum implementation of an LTB context is a single set of lm/la/lx/lp registers per thread. However, the need for the LTB to translate both code addresses and data addresses

imposes some limits on the use of the LTB in such systems. We need to be able to guarantee forward progress. With a single LTB set per thread, either the code or the data must use global addresses, or both must use the same local address range, as must the LTB and GTB exception handler. To avoid this restriction, the implementation must be raised to two sets per thread, at least one for code and one for data, to guarantee forward progress for arbitrary use of local addresses in the user code (but still be limited to using global addresses for exception handlers).

A single-set LTB context may be further simplified by reserving the implementation of the lm and la registers, setting them to a read-only zero value: Note that in such a configuration, only a single LA region can be implemented.




If the largest possible space is reserved for an address space identifier, the virtual address is partitioned as shown below. Any of the bits marked as "local" below may be used as "offset" as desired.



To improve performance, an implementation may perform the LTB translation on the value of the base register (rc) or unincremented program counter, provided that a check is performed which prohibits changing the unmasked upper 16 bits by the add or increment. If this optimization is provided and the check fails, an AccessDisallowedByVirtualAddress should be signaled. If this optimization is provided, the architecture description parameter LB=1. Otherwise LTB translation is performed on the local address, la, no checking is required, and LB=0.

The LTB protect field controls the minimum privilege level required for each memory action of read (t), write (w), execute (x), and gateway (g), as well as memory and cache attributes of write allocate (wa), detail access (da), strong ordering (so), cache disable (cd), and write through (wt). These fields are combined with corresponding bits in the GTB protect field to control these attributes for the mapped memory region.



Field Description

The meaning of the fields are given by the following table:

name	size	meaning
q	2	minimum privilege required for gateway access
X	2	minimum privilege required for execute access
w	2	minimum privilege required for write access
r	2	minimum privilege required for read access
o da so cc	1	reserved
da	1	detail access
so	1	strong ordering
cc	3	cache control

Definition

```
def gallocalProtect - LocalTranslation(th,ba,la,pl) as
      if LB & (Da63_48 = la63_48) then
           raise AccessDisallowedByVirtualAddress
      me - NONE
      for i \leftarrow 0 to (1 \ 11 \ 0^{LE})-1
            if (1363.48 \ \text{-LocalTB}[th][i]_{63.48}) = \text{LocalTB}[th][i]_{47.32} then
                 me ← i
            endif
      endfor
     if me = NONE then
            if -ControlRegister<sub>ph8</sub> then
                 raise LocalTBMiss
           a ← la
           LocalProtect ← 0
     etse-
           ga \leftarrow (va_{63,48} \land LocalTB(th)|me|_{31,16}| 1| va_{47,0}
           LocalProtect - LocalTB[th][me]15..0
     endif
enddef
```

Global Translation Buffer

Global virtual addresses which fail to be accessed in either the LZC, the MTB, the BTB, or PTB are translated to physical references in a table, here named the "Global Translation Buffer," (GTB).

Each processor may have one or more GTB's, with each GTB shared by one or more threads. The parameter GT, the base-two log of the number of threads which share a GTB, and the parameter T, the number of threads, allow computation of the number of GTBs (T/2GT), and the number of threads which share each GTB (2GT).

If there are two GTBs and four threads (GT=1, T=4), GTB 0 services references from threads 0 and 1, and GTB 1 services references from threads 2 and 3.

In the first implementation, there is one GTB, shared by all four threads (GT=2, T=4). The GTB has 128 entries (G=7).

Per clock cycle, each GTB can translate one global virtual address to a physical address, yielding protection information as a side effect.

A GTB miss causes a software trap. This trap is designed to permit a fast handler for GlobalTBMiss to be written in software, by permitting a second GTB miss to occur as an exception, rather than a machine check.

Physical address

There may be as many GTB as threads, and up to 2¹⁵ entries per GTB. The physical address of a GTB entry for thread th, entry en, byte b is:

63		2423 1918		43 0
FFFF FFFF OCO	0 0000 6324	th	en	Ь
40		5	15	4

Note that in the diagram above, the low-order GT bits of the th value are ignored, reflecting that 2GT threads share a single GTB. A single GTB shared between threads appears multiple times in the address space. GTB entries are packed together so that entries in a GTB are consecutive:

Definition

```
del data,liags ← AccessPhysicalGTB(pa,op,wdata) as
th ← pa23_19+GT | 1 0 GT
en ← pa18.4

If (en < [1 | 1 | 1 | 1 | 0 G|) and (th < T) and (pa18+GT_19 = 0) then
case op of
R:


data ← GTBArray[ths_GT][en]

W:

GTBArray[ths_GT][en] ← wdata
endcase
else
data ← 0
endif
enddel
```

Entry Format

Each GTB entry is 128 bits. The format of a GTB entry is:



Field Description

gs = ga + size/2: 256 \leq size \leq 264, ga, global address, is aligned (a multiple of) size.

px = pa ^ ga, pa, ga, and px are all aligned (a multiple of) size

The meaning of the fields are given by the following table:

name	size	meaning		
gs	57	global address with size		
ρχ	56	physical xor		
9	2	minimum privilege required for gateway access		
X .	2	minimum privilege required for execute access		
w	2	minimum privilege required for write access		
r	2	minimum privilege required for read access		
0	1	reserved		
da	1	detail access		
so	Ti	strong ordering		
cc	3	cache control		

If the entire contents of the GTB entry is zero (0), the entry will not match any global address at all. If a zero value is written, a zero value is read for the GTB entry. Software must not write a zero value for the gs field unless the entire entry is a zero value.

It is an error to write GTB entries that multiply match any global address; all GTB entries must have unique, non-overlapping coverage of the global address space. Hardware may produce a machine check if such overlapping coverage is detected, or may produce any physical address and protection information and continue execution.

Limiting the GTB entry size to 128 bits allows up to replace entries atomically (with a single store operation), which is less complex than the previous design, in which the mask portion was first reduced, then other entries changed, then the mask is expanded. However, it is limiting the amount of attribute information

or physical address range we can specify. Consequently, we are encoding the size as a single additional bit to the global address in order to allow for attribute information.

Definition

```
me - NONE
     for i \leftarrow 0 to (1 \ 11 \ 0^{G}) -1
          if GlobalTB[ths_at][i] \neq 0 then
               size \leftarrow [GlobalTB[th5_gt][i]63.7 and [064-GlobalTB[th5_gt][i]63.7]] 11 08
               if (|ga_{63,8}| \cdot |O^6| ^ GlobalTB[th_{5,GT}]|i]_{63,8}| \cdot |O^6|) and (O^{64} \cdot size) = 0 then
                     me - Globa Biths at [i]
               endif
          endif
     endfor
     if me = NONE then
          if ida then
               PerformAccessDetail(AccessDetailRequiredByLocalTB)
          endif
          raise GlobalTBMiss
     etse
          pa ← |ga63.8 * GlobalTB[ths..gt||me]|127..72) | 1 | ga7..0
          GlobalProtect \leftarrow GlobalTB[ths_gr][me]71.64 | | | 0 | | | GlobalTB[ths_gr][me]6.0
enddef
```

GTB Registers

Because the processor contains multiple threads of execution, even when taking virtual memory exceptions, it is possible for two threads to nearly simultaneously invoke software GTB miss exception handlers for the same memory region. In order to avoid producing improper GTB state in such cases, the GTB includes access facilities for indivisibly checking and then updating the contents of the GTB as a result of a memory write to specific addresses.

A 128-bit write to the address GTBUpdateFill (fill=1), as a side effect, causes first a check of the global address specified in the data against the GTB. If the global address check results in a match, the data is directed to write on the matching entry. If there is no match, the address specified by GTBLast is used, and GTBLast is incremented. If incrementing GTBLast results in a zero value, GTBLast is reset to GTBFirst, and GTBBump is set. Note that if the size of the updated value is not equal to the size of the matching entry, the global address check may not adequately ensure that no other entries also cover the address range of the updated value. The operation is unpredictable if multiple entries match the global address.

The GTBUpdateFill register is a 128-bit memory-mapped location, to which a write operation performes the operation defined above. A read operation returns a zero value. The format of the GTBUpdateFill register is identical to that of a GTB entry.

An alternative write address, GTBUpdate, (fill=0) updates a matching entry, but makes no change to the GTB if no entry matches. This operation can be used to indivisibly update a GTB entry as to protection or physical address information.

<u>Definition</u>

```
def GTBUpdateWritelth.fill.datal as
     me - NONE
     for i ← 0 to (1 11 0<sup>G</sup>) -1
           size \leftarrow [GlobalTB[th5_gt][i]63_7 and [064-GlobalTB[th5_gt][i]63_7][11 08
           if \{(data_{63.8} | 10^{6})^{-1} (GlobalTB[th_5.at])\}_{63.8} | 10^{8}\} and \{0^{64} \cdot size\} = 0 then
                 me + i
           endi
     endfor
      if me = NONE then
           if fill then
                 GlobalTB[ths_gt]|GTBLast[ths_gt]| - data
                 GTBLastiths at | + |GTBLastiths.gt | + 1|a-1.0
                 # GTBLast[ths_gt] = 0 then
                       GTBLastiths at | - GTBFirstiths at |
                       GTBBump[ths, GT] \leftarrow 1
                 endil
           endif
      etse
           GlobalTB[th5..GT][me] \leftarrow data
enddef
```

Physical address


There may be as many GTB as threads, and up to 2¹¹ registers per GTB (5 registers are implemented). The physical address of a GTB control register for thread th, register m, byte b is:

63						242	3 1910	8	87	43	0
Г	FFFF	FFFF	0D00	0000	6324		th	rn		0	Ь
_			40				5	11		4	4

Note that in the diagram above, the low-order GT bits of the th value are ignored, reflecting that 2GT threads share single GTB registers. A single set of GTB registers shared between threads appears multiple times in the address space, and manipulates the GTB of the threads with which the registers are associated.

The GTBUpdate register is a 128-bit memory-mapped location, to which a write operation performes the operation defined above. A read operation returns a zero value. The format of the GTBUpdateFill register is identical to that of a GTB entry.

The registers GTBLast, GTBFirst, and GTBBump are memory mapped. The GTBLast and GTBFirst registers are G bits wide, and the GTBBump register is one bit.:



Definition

```
def data,flags 	— AccessPhysicalGTBRegisters(pa,op,wdata) as
     th ← pa23_19+GT 11 0GT
     m - paias
     if (m < 5) and (th < T) and (pa_{18+GT_{-}19} = 0) and (pa_{7..4} = 0) then
          case m II op of
               OHRIHR
                    data - 0
               0 11 W. 1 11 W:
                   GTBUpdateWrite(th,rno,wdata)
               2 11 R:
                    data - 064-G 11 GTBLastiths gtl
               2 11 W:
                   GTBLast[ths..gt] - wdatag_1_0
               3 11 R:
                   data - 064-G | | GTBFirst[ths..GT]
               3 11 W:
                   GTBFirst[ths_GT] ← wdatag_1_0
               3 11 R:
                   data \leftarrow 0^{63} | | GTBBump[ths_gt]
               3 11 W:
                   GTBBump[ths..GT] - wdatao
         endcase
    else
         data - 0
    ende
enddel
```

Address Generation

The address units of each of the four threads precide up to two global virtual addresses of load, store, or memory instructions, for a total of eight addresses. LTB units associated with each thread translate the local addresses into global addresses. The LZC operates on global addresses. MTB, BTB, and PTB units associated with each thread translate the global addresses into physical addresses and cache addresses. (A PTB unit associated with each thread produces physical addresses and cache addresses for program counter references. — this is optional, as by limiting address generation to two per thread, the MTB can be used for


program references.) Cache addresses are presented to the LOC as required, and physical addresses are checked against cache tags as required.

Memory Banks

The LZC has two banks, each servicing up to four requests. The LOC has eight banks, each servicing at most one request.


Assuming random request addresses, the following graph shows the expected rate at which requests are serviced by multi-bank/multi-port memories that have 8 total ports and divided into 1, 2, 4, or 8 interleaved banks. The LZC is 2 banks, each with 4 ports, and the LOC is 8 banks, each 1 port.

Bank Arbitration



Note a small difference between applying 12 references versus 8 references for the LOC (6.5 vs 5.2), and for the LZC (7.8 vs. 6.9). This suggests that simplifying the system to produce two address per thread (program+load/store or two load/store) will not overly hurt performance. A closer simulation, taking into account the sequential nature of the program and load/store traffic may well yield better numbers, as threads will tend to line up in non-interfering patterns, and program microcaching reduces program fetching.

The following graph shows the rates for both 8 total ports and 16 total ports.



Note significant differences between 8-port systems and 16-port systems, even when used with a maximum of 8 applied references. In particular, a 16-bank 1-port system is better than a 4-bank 2-port system with more than 6 applied references. Current layout estimates would require about a 14% area increase (assuming no savings from smaller/simpler sense amps) to switch to a 16-port LOC, with a 22% increase in 8-reference throughput.

Program Microcache

A program microcache (PMC) which holds only program code for each thread may optionally exist, and does exist for the initial implementation. The program microcache is flushed by reset, or by executing a B.BARRIER instruction. The program microcache is always clean, and is not snooped by writes or otherwise kept coherent, except by flushing as indicated above. The microcache is not altered by writing to the LTB or GTB, and software must execute a B.BARRIER instruction before expecting the new contents of tl. LTB or GTB to affect determination of PMC hit or miss status on program fetches.

In the initial implementation, the program microcache holds simple loop code. The microcache holds two separately addressed cache lines. Branches or execution beyond this region cause the microcache to be flushed and refilled at the new address, provided that the addresses are executable by the current thread. The program microcache uses the B.HINT and B.HINT.1 to accelerate fetching of program code when possible. The program microcache generally functions as a prefetch buffer, except that short forward or backward branches within the region covered maintain the contents of the microcache.

Program fetches into the microcache are requested on any cycle in which less than two load/store addresses are generated by the address unit, unless the microcache is already full. System arbitration logic should give program fetches lower priority than load/store references when first presented, then equal priority if the fetch fails arbitration a certain number of times. The delay until program fetches have equal priority should be based on the expected time the program fetch data will be executed; it may be as small as a single cycle, or greater for fetches which are far ahead of the execution point.

Wide Microcache

A wide microcache (WMC) which holds only data fetched for wide (W) instructions may optionally exist, and does exist for the initial implementation, for each unit which implements one or more wide (W) instructions.

The wide (W) instructions each operate on a block of data fetched from memory and the contents of one or more registers, producing a result in a register. Generally, the amount of data in the block exceeds the maximum amount of data that the memory system can supply in a single cycle, so caching the memory data is of particular importance. All the wide (W) instructions require that the memory data be located at an aligned address, an address that is a multiple of the size of the memory data, which is always a power of two.

The wide (W) instructions are performed by functional units which normally perform execute or "back-end" instructions, though the loading of the memory data requires use of the access or "front-end" functional units. To minimize the use of the "front-end" functional units, special rules are used to maintain the coherence of a wide microcache (WMC).

Execution of a wide (W) instruction has a residual effect of loading the specified memory data into a wide microcache (WMC). Under certain conditions, a future wide (W) instruction may be able to reuse the WMC contents.

First of all, any store or cache coherency action on the physical addresses referenced by the WMC will invalidate the contents. The minimum translation unit of the virtual memory system, 256 bytes, defines the number of physical address blocks which must be checked by any store. A WMC for the W.TABLE instruction may be as large as 4096 bytes, and so requires as many as 16 such physical address blocks to be checked for each WMC entry. A WMC for the W.SWITCH or W.MUL.* instructions need check only one address block for each WMC entry, as the maximum size is 128 bytes.

By making these checks on the physical addresses, we do not need to be concerned about changes to the virtual memory mapping from virtual to physical addresses, and the virtual memory state can be freely changed without invalidating any WMC.

Absent any of the above changes, the WMC is only valid if it contains the contents relevant to the current wide (W) instruction. To check this with minimal use of the front-end units, each WMC entry contains a first tag with the thread and address register for which it was last used. If the current wide (W) instruction uses the same thread and address register, it may proceed safely. Any intervening writes to that address register by that thread invalidates the WMC thread and address register tag.

If the above test fails, the front-end is used to fetch the address register and check its contents against a second WMC tag, with the physical addresses for which it was last used. If the tag matches, it may proceed safely. As detailed above, any intervening stores or cache coherency action by any thread to the physical addresses invalidates the WMC entry.

If both the above tests fail for all relevant WMC entries, there is no alternative but to load the data from the virtual memory system into the WMC. The front-end units are responsible for generating the necessary addresses to the virtual memory system to fetch the entire data block into a WMC.

For the first implementation, it is anticipated that there be eight WMC entries for each of the two X units (for W.SWTTCH instructions), eight WMC entries for each of the two E units (for W.MUL instructions), and four WMC entries for the single T unit. The total number of WMC address tags requires is 8°2°1+8°2°1+4°1°16 = 96 entries.

The number of WMC address tags can be substantially reduced to 32+4=36 entries by making an implementation restriction requiring that a single translation block be used to translate the data address of W.TABLE instructions. With this restriction, each W.TABLE WMC entry uses a contiguous and aligned physical data memory block, for which a single address tag can contain the relevant information. The size of such a block is a maximum of 4096 bytes. The restriction can be checked by examining the size field of the referenced GTB entry.

Level Zero Cache

The innermost cache level, here named the "Level Zero Cache," (LZC) is fully associative and indexed by global address. Entries in the LZC contain global addresses and previously fetched data from the memory system. The LZC is an implementation feature, not visible to the Zeus architecture.

Entries in the LZC are also used to hold the global addresses of store instructions that have been issued, but not yet completed in the memory system. The LZC entry may also contain the data associated with the global address, as maintained either before or after updating with the store data. When it contains the post-store data, results of stores may be forwarded directly to the requested reference.

With an LZC hit, data is returned from the LZC data, and protection from the LZC tag. No LOC access is required to complete the reference.

All loads and program fetches are checked against the LZC for conflicts with entries being used as store buffer. On a LZC hit on such entries, if the post-store data is present, data may be returned by the LZC to satisfy the load or program fetch. If the post-store data is not present, the load or program fetch must stall until the data is available.

With an LZC miss, a victim entry is selected, and if dirty, the victim entry is written to the LOC. The LOC cache is accessed, and a valid LZC entry is constructed from data from the LOC and tags from the LOC protection information.

All stores are checked against the LZC for conflicts, and further cause a new entry in the LZC, or "take over" a previously clean LZC entry for this purpose. Unaligned stores may require two entries in the LZC. At time of allocation, the address is filled in.

Two operations then occur in parallel - 1) for write-back cached references, the remaining bytes of the hexlet are loaded from the LOC (or LOC), and 2) the addressed bytes are filled in with data from data path. If an exception causes the store to be purged before retirement, the LOC entry is marked invalid, and not written back. When the store is retired, the LOC entry can be written back to LOC or external interface.

Structure

The eight memory addresses are partitioned into up to four odd addresses, and four even addresses.

The LZC contains 16 fully associative entries that may each contain a single hexlet of data at even hexlet addresses (LZCE), and another 16 entries for odd hexlet addresses (LZCO). The maximum capacity of the LZC is 16*32=512 bytes.

The tags for these entries are indexed by global virtual address (63..5), and contain access control information, detailed below.

The address of entries accessed associatively a also encoded into binary and provided as output from the tags for use in updating the LZC, through its write ports.

N bit Park

16 bit valid

16 bit dirty

4 bit 130\$ address

16 bit protection

```
def data.protect.valid,dirty,match ← LevelZeroCacheRead[ga] as
e0 ← ga4
match ← NONE
for i ← 0 to LevelZeroCacheEntnes/2-1
if [ga63.5 = LevelZeroTag[e0][i] then
match ← i
endif
endfor
if match = NONE then
raise LevelZeroCacheMiss
else
data ← LevelZeroData[e0][match]127.0
valid ← LevelZeroData[e0][match]143.128
dirty ← LevelZeroData[e0][match]159.144
protect ← LevelZeroData[e0][match]167.160
endif,
enddef
```

Level One Cache


The next cache level, here named the "Level One Cache," (LOC) is four-set-associative and indexed by the physical address. The eight memory addresses are partitioned into up to eight addresses for each of eight independent memory banks. The LOC has a cache block size of 256 bytes, with triclet (32-byte) sub-blocks.

The LOC may be partitioned into two sections, one part used as a cache, and the remainder used as "niche memory." Niche memory is at least as fast as cache memory, but unlike cache, never misses to main memory. Niche memory may be placed at any virtual address, and has physical addresses fixed in the memory map. The nl field in the control register configures the partitioning of LOC into cache memory and niche memory.

The LOC data memory is $(256\pm8)x4x(128\pm2)$ bits, depth to hold 256 entries in each of four sets, each entry consisting of one hexlet of data (128 bits), one bit of parity, and one spare bit. The additional 8 entries in each of four sets hold the LOC tags, with 128 bits per entry for 1/8 of the total cache, using 512 bytes per data memory and 4K bytes total.

There are 128 cache blocks per set, or 512 cache blocks total. The maximum capacity of the LOC is 128k bytes. Used as a cache, the LOC is partitioned into 4 sets, each 32k bytes. Physically, the LOC is partitioned into 8 interleaved physical blocks, each holding 16k bytes.


The physical address pa63..0 is partitioned as below into a 52 to 54 bit tag (three to five bits are duplicated from the following field to accommodate use of portion of the cache as niche), 8-bit address to the memory bank (7 bits are physical address (pa), 1 bit is virtual address (v)), 3 bit memory bank select (bn), and 4-bit byte address (bt). All access to the LOC are in units of 128 bits (hexlets), so the 4-bit 1 te address (bt) does not apply here. The shaded field (pa,v) is translated via nl to a cache identifier (ci) and set identifier (si) and presented to the LOC as the LOC address to LOC bank bn.



The LOC tag consists of 64 bits of information, including a 52 to 54-bit tag and other cache state information. Only one MTB entry at a time may contain a LOC tag.

With 256 byte cache lines, there are 512 cache blocks. At 64 bits per tag, the cache tags require 4k bytes of storage. This storage is adjacent to the LOC data memory itself, using physical addresses = 1024..1055. Alternatively (see detailed description below), physical addresses = 0..31 may be used.

The format of a LOC tag entry is shown below.



The meaning of the fields are given by the following table:

name	size	meaning
tag	52	physical address tag
da	1	detail access (or physical address bit 11)
VS	1	victim select (or physical address bit 10)
mesi	2	coherency: modified (3), exclusive (2), shared (1), invalid (0)
tv	8	triclet valid (1) or invalid (0)

To access the LOC, a global address is supplied to the Micro-Tag Buffer (MTB), which associatively looks up the global address into a table holding a subset of the LOC tags. In particular, each MTB table entry contains the cache index derived from physical address bits 14..8, ci, (7 bits) and set identifier, si, (2 bits) required to access the LOC data. Each MTB table entry also contains the protection information of the LOC tag.

With an MTB hit, protection information is supplied from the MTB. The MTB supplies the resulting cache index (ci, from the MTB), set identifier, si, (2 bits) and virtual address (bit 7, v, from the LA), which are applied to the LOC data bank selected from bits 6..4 of the LA. The diagram below shows the address presented to LOC data bank bn.

With an MIB miss, the GIB (described below) is referenced to obtain a physical address and protection information.

To select the cache line, a 7-bit niche limit register nl is compared against the value of pa14..8 from the GTB. If pa14..8<nl, a 7-bit address modifier register am is inclusive-or'ed against pa14..8, producing a cache index, ci. Otherwise, pa14..8 is used as ci. Cache lines 0..nl-1, and cache tags 0..nl-1, are available for use as niche memory. Cache lines nl..127 and cache tags nl..127 are used as LOC.

The address modifier am is $(1^{7-\log(128-nI)})$ | $(\log(128-nI))$. The bt field specifies the least-significant bit used for tag, and is $(nI < 112) \ge 12 : 8 + \log(128-nI)$:

ni	am	bt
0	0	12
164	64	12
6596	96	12
97112	112	12
113120	120	11
121124	124	10
125126	126	9
127	127	8

Values for nl in the range 113...127 require more than 52 physical address tag bits in the LOC tag and a requisite reduction in LOC teatures. Note that the presence of bits 14...10 of the physical address in the LOC tag is a result of the possibility that, with am=64...127, the cache index value ci cannot be relied upon to supply bit 14...8. Bits 9...8 can be safely inferred from the cache index value ci, so long as nl is in the range 0...124. When nl is in the range 113...127, the da bit is used for bit 11 of the physical address, so the Tag detail access bit is suppressed. When nl is in the range 121...127, the vs bit is used for bit 10 of the physical address, so victim selection is performed without state bits in the LOC tag. When nl is in the range 125...127, the set associativity is decreased, so that six is used for bit 9 of the physical address and when nl is 127, six is used for bit 8 of the physical address.

Four tags are fetched from the LOC tags and compared against the PA to determine which of the four sets contain the data. The four tags are contained in two consecutive banks; they may be simultaneously or independently fetched. The diagram below shows the address presented to LOC data bank (ci1.0 | | si1).

16.9		54	0	2 10
address CT	0	ci6.	.2	bank ci10 si1
1	5	5		2 1

Note that the CT architecture description variable is present in the above address. CT describes whether dedicated locations exist in the LOC for tags at the next power-of-two boundary above the LOC data. The niche-mapping mechanism can provide the storage for the LOC tags, so the existence of these dedicated tags is optional: If CT=0, addresses at the beginning of the LOC (0...31 for this implementation) are used for LOC tags, and the nl value should be adjusted accordingly by software.

The LOC address (ci | | si) uniquely identifies the cache location, and this LOC address is associatively checked against all MTB entries on changes to the LOC tags, such as by cache block replacement, bus snooping, or software modification. Any matching MTB entries are flushed, even if the MTB entry specifies a different global address - this permits address aliasing (the use of a physical address with more than one global address.

With an LOC miss, a victim set is selected (LOC victim selection is described below), whose contents, if any sub-block is modified, is written to the external memory. A new LOC entry is constructed with address and protection information from the GTB, and data fetched from external memory.

The diagram below shows the contents of LOC data memory banks 0..7 for addresses 0..2047:

address	bank 7
0	ane 0, hedet 7, set 0
1	lane 0, hewlet 15, set 0
2	ane 0, hedet 7, set 1
3	tine 0, heidet 15, set 1
4	ime 0, hexlet 7, set 2
5	ane 0, hedet 15, set 2
6	line 0, heidet 7, set 3
7	line 0, heidet 15, set 3
8	ine 1, heidet 7, set 0
9	line 1, heidet 15, set 0
10	ine 1, hedet 7, set 1
11	ane 1, hedet 15, set 1
12	ine 1, hedet 7, set 2
13	ine 1, hedet 15, set 2
14	ane 1, hexiet 7, set 3
15	ine 1, heidet 15, set 3
•••	*****
1016	line 127, hedet 7, set 0
1017	tine 127, heidet 15, set 0
1018	Inne 127, hexdet 7, set 1
1019	line 127, hedet 15, set 1
1020	tine 127, heidet 7, set 2
1021	ine 127, hexiet 15, set 2
1022	line 127, hexiet 7, set 3
1023	Inne 127, heidet 15, set 3
1024	tag line 3, sets 3 and 2
1025	tag tine 7, sets 3 and 2
1055	tag line 127, sets 3 and 2
1056	reserved
2047	reserved

bank 1	bank 0
ane 0, hedet 1, set 0	line 0, hedet 0, set 0
ane 0, hedet 9, set 0	line 0, hexiet 8, set 0
line 0, hedet 1, set]	line 0, hexiet 0, set 1
line 0, hedet 9, set 1	ine 0, hexiet B, set 1
line 0, heidet 1, set 2	line 0, hexiet 0, set 2
line 0, hedet 9, set 2	line 0, heidet 8, set 2
ane 0, hedet 1, set 3	kne 0, hedet 0, set 3
ane 0, hextet 9, set 3	lane 0, hedet 8, set 3
line 1, hedet 1, set 0	line 1, hedet 0, set 0
ane 1, hexlet 9, set 0	line 1, hexlet 8, set 0
ane I, hedet I, set I	line 1, hedet 0, set 1
ane 1, hedet 9, set 1	line 1, hexlet 8, set 1
ane 1, hedet 1, set 2	line 1, hedet 0, set 2
ine 1, hedet 9, set 2	line 1, hexlet 8, set 2
ane 1, hexiet 1, set 3	line 1, hexlet 0, set 3
ane 1, hextet 9, set 3	ane I, hexlet 8, set 3
line 127, heidet 1, set 0	line 127, heidet 0, set 0
ane 127, heidet 9, set 0	ane 127, hexlet 8, set 0
ane 127, heidet 1, set 1	line 127, hexlet 0, set 1
ine 127, heidet 9, set 1	line 127, hexlet 8, set 1
ane 127, heidet 1, set 2	line 127, hexlet 0, set 2
line 127, heidet 9, set 2	line 127, hexlet 8, set 2
Ine 127, heidet 1, set 3	ane 127, hextet 0, set 3
ane 127, hedet 9, set 3	ane 127, hexlet 8, set 3
tag line 0, sets 3 and 2	tag line 0, sets 1 and 0
tag line 4, sets 3 and 2	tag line 4, sets 1 and 0
tag line 124, sets 3 and 2	tag line 124, sets 1 and 0
reserved	reserved
reserved	reserved

The following table summarizes the state transitions required by the LOC cache:

cc	ρρ	mesi	V	bus op	k	k	mesi	V	W	7	notes
NC	R	X	×	uncached read	Γ	Γ		Π	L	Π	
NC	W	×		uncached write	Π	Γ				Ι.	
CD	R		×	uncached read	Π	Γ			Γ		
CD	R	×	D	uncached read	Π	7					
CD	R	MES	1	(hit)	Γ						
CD	W		×	uncached write							
CD	W	X	0	uncached write	L						
CD	W	MES	1	uncached write						1	
WT/WA	R		×	triclet read	0						
WT/WA	R		×	triclet read	1	0	S	1			
WT/WA				triclet read			E	1	L	L	
WT/WA		MES		triclet read	0						inconsistent KEN#
WT/WA		S		triclet read	1	0		1	L		
WT/WA	R	S	0	triclet read	1	1		1			E->S: extra sharing
WT/WA	R	E	0	triclet read		0		1			
WT/WA	R	E	0	triclet read		Ī		1	L		shared block
WT/WA	R	М	0	triclet read	1	þ	S	1			other subblocks M->I
WT/WA	R	М	0	triclet read	1	1		1			E->M: extra dirty
WT/WA	R	MES	1	(hit)							
WT	W		X	uncached write							
WT .	W	×	0	uncached write							
V T	W	MES	1	uncached write						1	
WA	W		X	triclet read	0	×			1		throwaway read
WA	W)	×	triclet read		þ		1	1	1	
WA	W			triclet read	1	1	М	1		1	
WA		MES	0	triclet read	0	×			1	1	inconsistent KEN#
WA		5		triclet read	1	p	S	1	1	1	
WA			0	triclet read	1		М	1		1	
WA		S	1	write		0	S	1		1	
WA		S		write				1		1	E->S: extra sharing
WA	W		0	triclet read		0		1	1	I	
WA	W	E	0	triclet read	1	1	E	_	1	1	
WA	W	E	1	(hit)		×	М	-			E->M: extra dirty
WA	W	M	0	triclet read	1	0	М	1	1	1	
WA	W	M	0	triclet read	_		Μ	7		1	
WA	W	М	ī	(hit)		×	M	1			
			П		Г	Г					,

CC	cache control
ор	operation: R=read, W=write
mesi	current mesi state
٧	current tv state
bus op	bus operation
C	cachable (triclet) result
X	exclusive result
mesi	new mesi state
٧	new tv state
W	cacheable write after read
m	merge store data with cache line data
notes	other notes on transition

Definition

```
def data.tda \leftarrow LevelOneCacheAccess[pa,size,Ida,gda,cc,op,wd] as
```

```
· // cache index
  am + (17-log(128-nl) | | 0log(128-nl)
  ci ← (pa14_8<nl) ? (pa14_8 | lam) : pa14_8</p>
  bt \leftarrow (n! \le 112) ? 12 : 8 + \log(128 - n!)
 // fetch tags for all four sets
  tag10 \leftarrow ReadPhysical(0xFFFFFFF000000000_{63}, 1911CT110^511ci110^1110^4, 128)
 Tag[0] \leftarrow tag[0]_{63.0}
 Tag[1] \leftarrow tag10_{127..64}
 tag32 \leftarrow ReadPhysical(0xFFFFFFF00000000_{63_19}11CT110^511ci111^1110^4, 128)
 Tag[2] \leftarrow tag32_{63.0}
 Tag[3] \leftarrow tag32_{127.64}
vsc \leftarrow (Tag[3]_{10} \ II \ Tag[2]_{10}) \cap (Tag[1]_{10} \ II \ Tag[0]_{10})
 // look for matching tag
 si ← MISS
 for i \leftarrow 0 to 3
       # [Tag|i]63..10 | | i1..0 | | 0^7]63..bt = pa_{63..bt} then
             Si ← 1
       endif
 endfor
 // detail access checking on MISS
 If si = MISS  and side = gda  then
       f gda then
             PerformAccessDetail/AccessDetailRequiredByGlobalTB|
             PerformAccessDetail[AccessDetailRequiredByLocalTB]
       endif
 endf
 // If no matching tag or invalid MESI or no sub-block, perform cacheable read/write
 bd \leftarrow (x = MISS) or (Tag(x))9.8 = 1) or ((op=W) and (Tag(x))9.8 = S)) or -Tag(x)pay s
 if bd then
```

ing a second control of the control

```
if |op=W| and |cc \ge WA| and |f|s| = M(SS) or "Tag(|s||_{Da_{7,S}} or |Tag(s||_{9,8} \ne S)| then
             data.cen.xen - AccessPhysical(pa,size,cc,RO)
            //if cache disabled or shared, do a write through
            if -cen or -xen then
                   data,cen,xen 		AccessPhysical[pa,size,cc,W,wd]
            endif
      else
            data.cen.xen 		AccessPhysical(pa,size,cc,op,wd)
      endif
      al ← cen
else
      al \leftarrow 0
endif
// find victim set and eject from cache
if all and (si = MISS or Tag(si)_{0.8} = 1) then
      case bt of
            12..11:
                  si ← vsc
            10..8:
                  qvsc \leftarrow qvsc + 1
                  si \leftarrow (b \leq 9) : pag : gvsc_1^pa_{11} | 11 (b \leq 8) : pag : gvsc_0^pa_{10}
      endcase
      if Tag[si]_{9.8} = M then
            for i ← 0 to 7
                  if Tagisiji then
                        vca ← 0xffffffff00000000<sub>63_19</sub>11011cil1si11i2_0110<sup>4</sup>
                        vdata ← ReadPhysical(vca, 256)
                        vpa \leftarrow (Tag[si]_{63..10} | 11 | si_{1..0} | 11 | 0^7]_{63..bc} | 1pabc_{-1..8} | 1i_{2..0} | 101 | 10^4
                        WritePhysical(vpa, 256, vdata)
                  endif
            endfor
      endif
      if Tag[vsc+1]_{9.8} = 1 then
            rowsc \leftarrow vsc + 1
      elseif Tag[vsc+2]9_B = I then
            nvsc \leftarrow vsc + 2
      elseif Tagivsc+3j_{9,8} = 1 then
            rvsc \leftarrow vsc + 3
      else
            case cc of
                  NC, CD, WT, WA, PF:
                        nvsc \leftarrow vsc + 1
                  LS. SS:
                        nvsc ← vsc //no change
                  endif
            endcase
     endif
      sm \leftarrow 0^7 - pa_{7..5} + 1 + 1 + 1 + 0pa_{7..5}
else
      nvsc ← vsc
      tda \leftarrow (bb11) ? Tag[si]_{11} : 0
      if al then
```

Level One Cache

```
sm \leftarrow Tag(si)_{7..1+pa_{7..5}} | 11 | 11 | Tag(si)_{pa_{7..5}-1..0}
      endil
endif
// write new data into cache and update victim selection and other tag fields
if al then
      if op=R then
            mesi. ← xen ? E : S
      else
            mesi ← xen 7 M : I TODO
      endif
      case bt of
             12:
                  Tag[si] ← pa<sub>63..bt</sub> 11 tda 11 Tag[si<sup>2</sup>]<sub>10</sub> * nvsc<sub>sig</sub> 11 mesi 11 sm
                   Tag[si^1]10 \leftarrow Tag[si^3]10 ^n rvsc_1sio
            11:
                   Tag(si) \leftarrow pa<sub>63.bt</sub> | 1 Tag(si^2)<sub>10</sub> ^ nvsc<sub>sio</sub> | 1 mesi | 1 sm -
                   Tag[si^1]<sub>10</sub> \leftarrow Tag[si^3]<sub>10</sub> ^n nvsc_1-si_0
             10:
                   Tag[si] \leftarrow pa<sub>63..bt</sub> | | mesi | | sm
      endcase
      dt ← 1
      nca \leftarrow 0xFFFFFFFF00000000063..1911011cillsi11pa7..51104
      WritePhysical(nca, 256, data)
endif
// retrieve data from cache
if -bd then
      nca - 0xFFFFFFFF000000000<sub>63..19</sub>||10|||ci|||si||pa<sub>7..5</sub>||10<sup>4</sup>|
      data ← ReadPhysical(nca, 128)
endif
// write data into cache
if (op=W) and bd and al then
      nca ← 0xFFFFFFF60000000063...1:11011cil1sil1pa7..51104
      data - ReadPhysical(nca, 128)
      mdata ← data127.8°(size+pa3..0) 11 wdg*(size+pa3..0)-1.8°pa3..0 11 data8°pa3..0..0
      WritePhysical(nca, 128, mdata)
endif
// prefetch into cache
 if al=bd and (cc=PF or cc=LS) then
       af \leftarrow 0 // abort fetch if af becomes 1
      for i ← 0 to 7
             if -Tag(si); and -af then
                   data/cen,xen \leftarrow AccessPhysical(pa<sub>63.8</sub>11i<sub>2.0</sub>110110<sup>4</sup>,256,cc,R,0)
                   if cen then
                         nca - 0xFFFFFFFF0000000063..1911011cil1sil1i2..01104
                         WritePhysical(nca, 256, data)
                         Tag[si]_i \leftarrow 1
                         dt \leftarrow 1
                   eise
```

```
af ← 1
endif
endif
endif
endif
endif

endif

// cache tag writeback if dirty
if dt then

nt ← Tag[si<sub>1</sub>||1|<sup>1</sup>] | 1 Tag[si<sub>1</sub>||10<sup>1</sup>]

WritePhysical(0xFFFFFFF0000000063,.19||1CT||10<sup>5</sup>||1ci||1si<sub>1</sub>||10<sup>4</sup>, 128, nt)
endif
enddef
```


Physical address

The LOC data memory banks are accessed implicitly by cached memory accesses to any physical memory location as shown above. The LOC data memory banks are also accessed explicitly by uncached memory accesses to particular physical address ranges. The address mapping of these ranges is designed to facilitate use of a contiguous portion of the LOC cache as niche memory.

The physical address of a LOC hexlet for LOC address ba, bank bn, byte b is:

63		1817	<u>76 43 0</u>
	FFFF FFFF 0000 0000 6318	ba	bn b
	46	11	3 4

Within the explicit LOC data range, starting from a physical address pa17..0, the diagram below shows the LOC address (pa17..7) presented to LOC data bank (pa6..4).



The diagram below shows the LOC data memory bank and address referenced by byte address offsets in the explicit LOC data range. Note that this mapping includes the addresses use for LOC tags.

```
Dyte offset
              ant Q address 0
             bank 1, address 0
        32
            bank 2, address 0
            bank 1 address 0
            bank 4, address 0
        20
            bank 5, address 0
             O zestable , à sinec
       112
            bank 7, address 0
       128
       144
            bank 1, address 1
       160
       174 bank 3, address 1
       192
            bank 4, address 1
      208
            bank 5, address 1
      224
             bank 6, address 1
            bank 7, address 1
  262016 Dank 0, address 2047
262032 Dank 1, address 2047
   262048 Dank 2, address 2047
  262064 Sank 3, address 2047
262080 Sank 4, address 2047
  262096 bank 5, address 2047
  262112 bank 6, address 2047
  262128 bank 7, address 2047
```

Definition

```
def data ← AccessPhysicalLOC(pa,op,wd) as
     bank - pa<sub>6.4</sub>
     addr ← pa<sub>17.7</sub>
     case op of
           Æ
                 rd ← LOCArray|bank||addr|
                 data \leftarrow (crc and rd<sub>130..2</sub>) or (-crc and rd<sub>128.0</sub>)
                 0 \rightarrow 10
                 for i \leftarrow 0 to 128 by 1
                       p[i+1] \leftarrow p[i] \cap data_i
                  if ControlRegister<sub>61</sub> and (p[129] \neq 1) then
                       raise CacheError
                 endif
           W:
                 0 \rightarrow 1019
                 for I \leftarrow 0 to 127 by 1
                       p|+1| ← p|i| * wd,
                 endfor
                 wd_{128} \leftarrow -p[128]
                 crc ← LOCRedundancy[bank]
                 rdata \leftarrow {crc126.0 and wd126.0} or {-crc126.0 and wd128.2}
```

enddel

LOCArray[bank][addr] ← wd_{128..177} | | rdata | | wd_{1..0} endcase

Level One Cache Stress Control

LOC cells may be fabricated with marginal parameters, for which changes in clock timing or power supply voltage may cause these LOC cells to fail or pass. When testing the LOC while the part is in a normal circuit environment, rather than a special test environment with changeable power supply levels, cells with marginal parameters may not reliably fail testing.

To combat this problem, two bits of the control register, LOC stress, may be set to stress the circuit environment while testing. Under normal operation, these bits are cleared (00), while during stress testing, one or more of these bits are set (01, 10, 11). Self-testing should be performed in each of the environment settings, and the detected failures combined together to produce a reliable test for cells with marginal parameters.

Level One Cache Redundancy

The LOC contains facilities that can be used to avoid minor defects in the LOC data array.

Each LOC bank has three additional bits of data storage for each 128 bits of memory data (for a total of 131 bits). One of these bits is used to retain odd parity over the 128 bits of memory data, and the other two bits are spare, which can be pressed into service by setting a non-zero value in the LOC redundancy control register for that bank.

Each row of a LOC bank contains 131 bits: 128 bits of memory data, one bit for parity, and two spare bits:

130 129	128 127		0
spare	Р	data	٦
7		128	_

LOC redundancy control has 129 bits::

128 127		
рс	control	
	128	

Each bit set in the control word causes the corresponding data bit to be selected from a bit address increased by two:

The LOC redundancy control register has 129 bits, but is written with a 128-bit value. To set the pc bit in the LOC redundancy control, a value is written to the control with either bit

124 set (1) or bit 126 set (1). To set bit 124 of the LOC redundancy control, a value is written to the control with both bit 124 set (1) and 126 set (1). When the LOC redundancy control register is read, the process is reversed by selecting the pc bit instead of control bit 124 for the value of bit 124 if control bit 126 is zero (0).

This system can remove one defective column at an even bit position and one defective column at an odd bit position within each LOC block. For each defective column location, x, LOC control bit must be set at bits x, x+2, x+4, x+6, ... If the defective column is in the parity location (bit 128), then set bit 124 only. The following table defines the control bits for parity, bit 126 and bit 124: (other control bits are same as values written)

value 126	value ₁₂₄	рc	control 126	control ₁₂₄
0	0	0	0	0
0	1	1	0	0
1	0	1	1	0
1		1		1

Physical address

The LOC redundancy controls are accessed explicitly by uncached memory accesses to particular physical address ranges.

The physical address of a LOC redundancy control for LOC bank bn, byte b is:

63		76 43 0
	FFFF FFFF 0900 0000 637	pu p
	57	3 4

Definition

```
def data ← AccessPhysicalLOCRedundancy(pa,op,wd) as

bank ← pa6..4

case op of

R:

rd ← LOCRedundancy[bank]

data ← rd<sub>127..125</sub>11(rd<sub>126</sub>? rd<sub>124</sub>: rd<sub>128</sub>)11rd<sub>123..0</sub>

W:

rd ← [wd<sub>126</sub> or wd<sub>124</sub>]11wd<sub>127..125</sub>11(wd<sub>126</sub> and wd<sub>124</sub>)11wd<sub>123..0</sub>

LOCRedundancy[bank] ← rd

endcase
enddef
```

Memory Attributes

Fields in the LTB, GTB and cache tag control various attributes of the memory access in the specified region of memory. These include the control of cache consultation, updating, allocation, prefetching, coherence, ordering, victim selection, detail access, and cache prefetching.

NO.

Cache Control

The cache may be used in one of five ways, depending on a three-bit cache control field (cc) in the LTB and GTB. The cache control field may be set to one of seven states: NC, CD, WT, WA, PF, SS, and LS:

State		re	ad	W	rite	read/write	
		consult	allocate	update	allocate	victim	prefetch
No Cache	0	No	No	No	No	No	No
Cache Disable	1	Yes	No	Yes	No	No	No
Write Through	2	Yes	Yes	Yes	No	No	No
reserved	3		110000000000000000000000000000000000000				
Write Allocate	4	Yes	Yes	Yes	Yes	No	No
PreFetch	5	Yes	Yes	Yes	Yes	No	Yes
SubStream	6	Yes	Yes	Yes	Yes	Yes	No
LineStream	7	Yes	Yes	Yes	Yes	Yes	Yes

The Zeus processor controls cc as an attribute in the LTB and GTB, thus software may set this attribute for certain address ranges and clear it for others. A three-bit field indicates the choice of caching, according to the table above. The maximum of the three-bit cache control field (cc) values of the LTB and GTB indicates the choice of caching, according to the table above.

No Cache

No Cache (NC) is an attribute that can be set on a LTB or GTB translation region to indicate that the cache is to be not to be consulted. No changes to the cache state result from reads or writes with this attribute set, (except for accesses that directly address the cache via memory-mapped region).

Cache Disable

Cache Disable (CD) is an attribute that can be set on a LTB or GTB translation region to indicate that the cache is to be consulted and updated for cache lines which are already present, but no new cache lines or sub-blocks are to be allocated when the cache does not already contain the addressed memory contents.

The "Socket 7" bus also provides a mechanism for supporting chip sets to decide on each access whether data is to be cached, using the CACHE# and KEN# signals. Using these signals, external hardware may cause a region selected as WT, WA or PF to be treated as CD. This mechanism is only active on the first such access to a memory region if caching is enabled, as the cache may satisfy subsequent references without a bus transaction.

Write Through

Write Through (WT) is an attribute that can be set on a LTB or GTB translation region to indicate that the writes to the cache must also immediately update backing memory. Reads to addressed memory that is not present in the cache cause cache lines or sub-blocks to be

allocated. Writes to addressed memory that is not present in the cache does not modify cache state.

The "Socket 7" bus also provides a mechanism for supporting chip sets to decide on each access whether data is to be written through, using the PWT and WB/WT# signals. Using these signals, external hardware may cause a region selected as WA or PF to be treated as WT. This mechanism is only active on the first write to each region of memory; as on subsequent references, if the cache line is in the Exclusive or Modified state and writeback caching is enabled on the first reference, no subsequent bus operation occurs, at least until the cache line is flushed.

Write Allocate

Write allocate (WA) is an attribute that can be set of a LTB or GTB translation region to indicate that the processor is to allocate a memory block to the cache when the data is not previously present in the cache and the operation to be performed is a store. Reads to addressed memory that is not present in the cache cause cache lines or sub-blocks to be allocated. For cacheable data, write allocate is generally the preferred policy, as allocating the data to the cache reduces further bus traffic for subsequent references (loads or stores) or the data. Write allocate never occurs for data which is not cached. A write allocate brings in the data immediately into the Modified state.

Other "socket 7" processors have the ability to inhibit write allocate to cached locations under certain conditions, related by the address range. K6, for example, can inhibit write allocate in the range of 15-16Mbyte, or for all addresses above a configurable limit with 4Mbyte granularity. Pentium has the ability to label address ranges over which write allocate can be inhibited.

Prefetch

Prefetch (PF) is an attribute that can be set on a LTB or GTB translation region to indicate that increased prefetching is appropriate for references in this region. Each program fetch, load or store to a cache line that or does not already contain all the sub-blocks causes a prefetch allocation of the remaining sub-blocks. Cache misses cause allocation of the requested sub-block and prefetch allocation of the remaining sub-blocks. Prefetching does not necessarily fill in the entire cache line, as prefetch memory references are performed at a lower priority to other cache and memory reference traffic. A limited number of prefetches (as low as one in the initial implementation) can be queued; the older prefetch requests are terminated as new ones are created.

In other respects, the PF attribute is handled in the manner of the WA attribute. Prefetching is considered an implementation-dependent feature, and an implementation may choose to implement region with the PF attribute exactly as with the WA attribute.

Implementations may perform even more aggressive prefetching in future versions. Data may be prefetched into the cache in regions that are cacheable, as a result of program fetches, loads or stores to nearby addresses. Prefetches may extend beyond the cache line associated with the nearby address. Prefetches shall not occur beyond the reach of the GTB

entry associated with the nearby address. Prefetching is terminated if an attempted cache fill results in a bus response that is not cacheable. Prefetches are implementation-dependent behavior, and such behavior may vary as a result of other memory references or other bus activity.

SubStream

SubStream (SS) is an attribute that can be set on a LTB or GTB translation region to indicate that references in this region are to be selected as the next victim on a cache miss. In particular, cache misses, which normally place the cache line in the last-to-be-victim state, instead place the cache line in the first-to-be-victim state, except relative to cache lines in the I state.

In other respects, the SS attribute is nandled in the manner of the WA attribute. SubStream is considered an implementation-dependent feature, and an implementation may choose to implement region with the SS attribute exactly as with the WA attribute.

The SubStream attribute is appropriate for regions which are large data structures in which the processor is likely to reference the memory data just once or a small number of times, but for which the cache permits the data to be fetched using burst transfers. By making it a priority for victimization, these references are less likely to interfere with caching of data for which the cache performs a longer-term storage function.

LineStream

LineStream (LS) is an attribute that can be set on a LTB or GTB translation region to indicate that references in this region are to be selected as the next victim on a cache miss, and to enable prefetching. In particular, cache misses, which normally place the cache line in the last-to-be-victim state, instead place the cache line in the first-to-be-victim state, except relative to cache lines in the I state.

In other respects, the LS attribute is handled in the manner of the PF attribute. LineStream is considered an implementation-dependent feature, and an implementation may choose to implement region with the SS attribute exactly as with the PF or WA attributes.

Like the SubStream attribute, the LineStream attribute is particularly appropriate for regions for which large data structures are used in sequential fashion. By prefetching the entire cache line, memory traffic is performed as large sequential bursts of at least 256 bytes, maximizing the available bus utilization.

Cache Coherence

Cache coherency is maintained by using MESI protocols, for which each cache line (256 bytes) the cache data is kept in one of rour states: M, E, S, I:

State		this Cache data	other Cache data	Memory data
Modified	3	Data is held exclusively in this cache.	No data is present in other caches.	The contents of main memory are now invalid.
Exclusive	2	Data is held exclusively in this cache.	No data is potent in other caches.	Data is the same as the contents of main memory
Shared	1	Data is held in this cache, and possibly others.	Data is possibly in other caches.	Data is the same as the contents of main memory.
Invalid	0	No data for this location is present in the cache.	Data is possibly in other caches.	Data is possibly present in main memory.

The state is contained in the mesi field of the cache tag.

In addition, because the "Socket 7" bus performs block transfers and cache coherency actions on triclet (32 byte) blocks, each cache line also maintains 8 bits of triclet valid (tv) state. Each bit of tv corresponds to a triclet sub-block of the cache line; bit 0 for bytes 0..31, bit 1 for bytes 32..63, bit 2 for bytes 64..95, etc. If the tv bit is zero (0), the coherence state for that triclet is 1, no matter what the value of the mesi field. If the tv bit is one (1), the coherence state is defined by the mesi field. If all the tv bits are cleared (0), the mesi field must also be cleared, indicating an invalid cache line.

Cache coherency activity generally follows the protocols defined by the "Socket 7" bus, as defined by Pentium and K6-2 documentation. However, because the coherence state of a cache line is represented in only 10 bits per 256 bytes (1.25 bits per triclet), a few state transistions are defined differently. The differences are a direct result of attempts to set triclets within a cache line to different MFS states that cannot be represented. The data structure allows any triclet to be changed to the I state, so state transitions in this direction match the Pentium processor exactly.

On the Pentium processor, for a cache line in the M state, an external bus Inquiry cycle that does not require invalidation (INV=0) places the cache line in the S state. On the Zeus processor, if no other triclet in the cache line is valid, the mesi field is changed to S. If other triclets in the cache line are valid, the mesi field is left unchanged, and the tv bit for this triclet is turned off, effectively changing it to the I state.

On the Pentium processor, for a cache line in the E state, an external bus Inquiry cycle that does not require invalidation (INV=0) places the cache line in the S state. On the Zeus processor, the mesi field is changed to S. If other triclets in the cache line are valid, the MESI state is effectively changed to the S state for these other triclets.

On the Pentium processor, for a cache line in the S state, an internal store operation causes a write-through cycle and a transition to the E state. On the Zeus processor, the mesi field is changed to E. Other triclets in the cache line are invalidated by clearing the tv bits; the MESI state is effectively changed to the I state for these other triclets.

When allocating data into the cache due to a store operation, data is brought immediately into the Modified state, setting the mest field to M. If the previous mest field is S, other triclets which are valid are invalidated by clearing the tv bits. If the previous mest field is E, other triclets are kept valid and therefore changed to the M state.

When allocating data into the cache due to a load operation, data is brought into the Shared state, if another processor reports that the data is present in its cache or the mesi field is already set to S, the Exclusive state, if no processor reports that the data is present in its cache and the mesi field is currently E or I, or the Modified state if the mesi field is already set to M. The determination is performed by driving PWT low and checking whether WB/WT# is sampled high; if so the line is brought into the Exclusive state. (See page 202 (184) of the K6-2 documentation).

Strong Ordering

Strong ordering (80) is an attribute which permits certain memory regions to be operated with strong ordering, in which all memory operations are performed exactly in the order specified by the program and others to be operated with weak ordering, in which some memory operations may be performed out of program order.

The Zeus processor controls strong ordering as an attribute in the LTB and GTB, thus software may set this attribute for certain address ranges and clear it for others. A one bit field indicates the choice of access ordering. A one (1) bit indicates strong ordering, while a zero (0) bit indicates weak ordering.

With weak ordering, the memory system may retain store operations in a store buffer indefinitely for later storage into the memory system, or until a synchronization operation to any address performed by the thread that issued the store operation forces the store to occur. Load operations may be performed in any order, subject to requirements that they be performed logically subsequent to prior store operations to the same address, and subsequent to prior synchronization operations to any address. Under weak ordering it is permitted to forward results from a retained store operation to a future load operation to the same address. Operations are considered to be to the same address when any bytes of the operation are in common. Weak ordering is usually appropriate for conventional memory regions, which are side-effect free.

With strong ordering, the memory system must perform load and store operations in the order specified. In particular, strong-ordered load operations are performed in the order specified, and all load operations (whether weak or strong) must be delayed until all previous strong-ordered store operations have been performed, which can have a significant performance impact. Strong ordering is often required for memory-mapped I/O regions, where store operations may have a side-effect on the value returned by loads to other

addresses. Note that Zeus has memory amoned I/O, such as the TB, for which the use of strong ordering is essential to proper operation of the virtual memory system.

The EWBE# signal in "Socket" is of importance in maintaining strong ordering. When a write is performed with the signal inactive, no further writes to E or M state lines may occur unto the signal becomes active. Further details are given in Pentium documentation (K6-2 documentation may not apply to this signal.)

Victim Selection

One bit of the cache tag, the vs bit, controls the selection of which set of the four sets at a cache address should next be chosen as a victim for cache line replacement. Victim selectron (vs' is an attribute associated with LOC cache blocks. No vs bits are present in the LTB or GTB.

There are two hexlets of tag information for a cache line, and replacement of a set requires writing only one hexlet. To update priority information for victim selection by viiting only one hexlet, information in each hexlet is combined by an exclusive-or. It is the nature of the exclusive or function that altering either of the two hexlets can change the priority information.

Full victim selection ordering for four sets

There are 4°3°2°1 = 24 possible orderings of the four sets, which can be completely encoded in as few as 5 his 2 mits to indicate highest priority, 2 hits for second-highest priority, 1 hit for third-highest priority, and 0 hits not haves; priority. Dividing this up per set and duplicating per hexlet with the exclusive-or scheme above requires three hits per set, which suggests simply keeping track of the three-highest priority sets with 2 hits each, using 6 hits total and three hits per set.

Apecifically 48 bits from the four sets are combined to produce a 6-bit value:

$$vsc \leftarrow (vs 3 \mid | vs 2)^{\wedge} (vs 1 \mid | vs 0)$$

The highest priority for replacement is set vsc1_0, second highest priority is set vsc3_2, third highest priority is set vsc3_2, third highest priority is set vsc5_1 vsc1_0. When the highest priority set is replaced, it becomes the new low-st priority and the others are moved up, computing a new vsc hi:

$$vsc \leftarrow vsc_{5,4} \land vsc_{1,2} \land vsc_{1,0} \mid vsc_{5,2}$$

When replacing set vsc for a lineAtream or Substream replacement, the priority for replacement is unclaimed unless anothe set contains the invalid MIM state, computing a new vsc hy:

$$vsc \leftarrow mesi \ vsc_{5...2}' \ vsc_{1...0} = I / v.sc_{5...2}' \ vsc_{1...0} \mid | \ vsc_{5...2}'$$

$$(mesi \ vsc_{5...4} = I) / vsc_{1...0} \mid | \ vsc_{5...2};$$

$$(mesi \ vsc_{5...2} = I) / \ vsc_{7...4} \mid | \ vsc_{1...0} \mid | \ vsc_{3...2};$$

MicroUnity

Cache flushing and invalidations can cause cache lines to be cleared out of sequential order. Flushing or invalidating a cache line moves that set to highest priority. If that set is already highest priority the vsc is changed to move that set to highest priority, the vsc is changed to move that set to highest priority, moving the others down.

$$vsc \leftarrow ((f_3 = vsc_{1..0}) \text{ or } fs = vsc_{3..2}) ? vsc_{5..4} : vsc_{3..2}) | | (fs = vsc_{1..0}) ? vsc_{3..2} : vsc_{1..0}) | | fs$$

When updating the besilet containing vs 1 and vs 0, the new values of vs 1 ar 1 vs 0 are:

$$vs 1 \leftarrow vs 3.^{\circ} vsc_{5..3}$$
 $vs 0 \leftarrow vs 2^{\circ} vsc_{2..0}$

When updating the besile containing vs 3 and vs 2, the new values of vs 3; and vs 2; are:

$$vs 3 \leftarrow vs 1 \land vsc_{3,3}$$

 $vs 2 \leftarrow vs 0 \land vsc_{3,0}$

Software must initialize the vs bits to a legal, consistent state. For example, to set the priority (bighest to ionest) to (0, 1, 2, 3), vsc must be set to 0b1(0)1(0). There are many legal solutions that yield this vsc value, such as vs $3 \leftarrow 0$, vs $2 \leftarrow 0$, vs $1 \leftarrow 4$, vs $0 \leftarrow 4$.

Simplified victim selection ordering for four sets

However, the orderings are simplified in the first Zeus implementation, to reduce the number of vs bits to one per set, keeping a two bit vsc state value:

$$\mathbf{vsc} \leftarrow (\mathbf{vs}[3] \mid |\mathbf{vs}[2]) \land (\mathbf{vs}[1] \mid |\mathbf{vs}[0])$$

The highest priority for replacement is set vsc, second highest priority is set vsc+1, third highest priority is set vsc+2, and lowest priority is vsc+3. When the highest priority set is replaced, it becomes the new lowest priority and the others are moved up. Priority is given to sets with invalid MESI state, computing a new vsc by:

vsc
$$\leftarrow$$
 mesi[vsc+1]=I)? vsc + 1:
(mesi[vsc+2]=I)? vsc + 2:
(mesi[vsc+3]=I)? vsc + 3:
vsc + 1

When replacing set vsc for a laneStream or SubStream replacement, the priority for replacement is unchanged, unless another set contains the invalid MESI state, computing a new vsc by:

vsc
$$\leftarrow$$
 mesi[vsc+1]=I)? vsc + 1:
(mesi[vsc+2]=I)? vsc + 2:
(mesi[vsc+3]=I)? vsc + 3:
vsc

Cache flushing and invalidations can cause cache sets to be cleared out of sequential order. If the current highest priority for replacement is a valid set, the flushed or invalidated set is made highest priority for replacement.

$$vac \leftarrow (mesi[vac]=I) ? vac : fs$$

When updating the hexlet containing vs[1] and vs[0], the new values of vs[1] and vs[0] are:

$$vs[1] \leftarrow vs[3] \land vsc_1$$

$$vs[0] \leftarrow vs[2] \land vsc_0$$

When updating the hexlet containing vs[3] and vs[2], the new values of vs[3] and vs[2] are:

$$vs[2] \leftarrow vs[0] ^vsc0$$

Software must initialize the vs bits, but any state is legal. For example, to set the priority (highest to lowest) to (0, 1, 2, 3), vsc must be set to 0b00. There are many legal solutions that yield this vsc value, such as vs[3] $\leftarrow 0$, vs[2] $\leftarrow 0$, vs[1] $\leftarrow 0$,vs[0] $\leftarrow 0$.

Full victim selection ordering for additional sets

To extend the full-victim-ordering scheme to eight sets, 3*7=21 hits are needed, which divided among two tags is 11 hits per tag. This is somewhat generous, as the minimum required is 8*7*6*5*4*3*2*1=40320 orderings, which can be represented in as few as 16 hits. Extending the full-victim-ordering four-set scheme above to represent the first 4 priorities in binary, but to use 2 hits for each of the next 3 priorities requires 3*3+3+2+2+2=18 hits. Representing fewer distinct orderings can further reduce the number of hits used. As an extreme example, using the simplified scheme above with eight sets requires only 3 hits, which divided among two tags is 2 hits per tag.

Victim selection without LOC tag bits

The state of the s

At extreme values of the niche limit register (nl in the range 121..124), the bit normally used to hold the vs bit is usurped for use as a physical address bit. Under these conditions, no vsc value is maintained per cache line, instead a single, global vsc value is used to select victims for cache replacement. In this case, the cache consists of four lines, each with four sets. On each replacement a new si value is computed from:

The algorithm above is designed to utilize all four sets on sequential access to memory.

Victim selection encoding LOC tag bits

At even more extreme values of the niche limit register (nl in the range 125..127), not only is the bit normally used to hold the vs bit is usurped for use as a physical address bit, but there is a deficit of one or two physical address bits. In this case, the number of sets can be reduced to encode physical address bits into the victim selection, allowing the choice of set to indicate physical address bits 9 or bits 9..8. On each replacement a new vsc valus is computed from:

The algorithm above is designed to utilize all four sets on sequential access to memory.

Detail Access

Detail access is an attribute which can be set on a cache block or translation region to indicate that software needs to be consulted on each potential access, to determine whether the access should proceed or not. Setting this attribute causes an exception trap to occur, by which software can examine the virtual address, by for example, locating data in a table, and if indicated, causes the processor to continue execution. In continuing, ephemeral state is set upon returning to the re-execution of the instruction that prevents the exception trap from recurring on this particular re-execution only. The ephemeral state is cleared as soon as the instruction is either completed or subject to another exception, so DetailAccess exceptions can recur on a subsequent execution of the same instruction. Alternatively, if the access is not to proceed, execution has been trapped to software at this point, which can abort the thread or take other corrective action.

The detail access attribute permits specification of access parameters over memory region on arbitrary byte boundaries. This is important for emulators, which must prevent store access to code which has been translated, and for simulating machines which have byte granularity on segment boundaries. The detail access attribute can also be applied to debuggers, which have the need to set breakpoints on byte level data, or which may use the feature to set code breakpoints on instruction boundaries without altering the program code, enabling breakpoints on code contained in ROM.

A one bit field indicates the choice of detail access. A one (1) bit indicates detail access, while a zero (0) bit indicates no detail access. Detail access is an attribute that can be set by the LTB, the GTB, or a cache tag.

The table below indicates the proper status for all potential values of the detail access bits in the LTB, GTB, and Tag:

LTB	GTB	Tag	status
0	0	0	OK - normal
0	0	1	AccessDetailRequiredByTag
0		0	AccessDetailRequiredByGTB
0	1	1	OK - GTB inhibited by Tag
	0	0	AccessDetailRequiredByLTB
1	0	1	OK - LTB inhibited by Tag
1	1	0	OK - LTB inhibited by GTB
1	1	1	AccessDetailRequiredByTag
ð	Miss		GTBMiss
	Miss		AccessDetailRequiredByLTB
0	0	Miss	Cache Miss
0	1	Miss	AccessDetailRequiredByGTB
1	0	Miss	AccessDetailRequiredByLTB
1	1	Miss	Cache Miss

The first eight rows show appropriate activities when all three bits are available. The detail access attributes for the LTB, GTB, and cache tag work together to define whether and which kind of detail access exception trap occurs. Generally, setting a single attribute bit causes an exception, while setting two bits inhibits such exceptions. In this way, a detail access exception can be narrowed down to cause an exception over a specified region of memory: Software generally will set the cache tag detail access bit only for regions in which the LTB or GTB also has a detail access bit set. Because cache activity may flush and refill cache lines implicity, it is not generally useful to set the cache tag detail access bit alone, but if this occurs, the AccessDetailRequiredByTag exception catches such an attempt.

The next two rows show appropriate activities on a GTB miss. On a GTB miss, the detail access bit in the GTB is not present. If the LTB indicates detail access and the GTB misses, the AccessDetailRequiredByLTB exception should be indicated. If software continues from the AccessDetailRequiredByLTB exception and has not filled in the GTB, the GTBMiss exception happens next. Since the GTBMiss exection is not a continuation exception, a re-execution after the GTBMiss exception can cause a reoccurence of the AccessDetailRequiredByLTB exception. Alternatively, if software continues from the AccessDetailRequiredByl.TB exception and has filled the G7B. AccessDetailRequiredByLTB exception is inhibited for that reference, no matter what the status of the GTB and Tag detail bits, but the re-executed instruction is still subject to the AccessDetailRequiredByGTB and AccessDetailRequiredByTag exceptions.

The last four rows show appropriate activities for a cache miss. On a cache miss, the detail access bit in the tag is not present. If the LTB or GTB indicates detail access and the cache misses, the AccessDetailRequiredByLTB or AccessDetailRequiredByGTB exception should be indicated. If software continues from these exceptions and has not filled in the cache, a cache miss happens next. If software continues from the AccessDetailRequiredByLTB or AccessDetailRequiredByCTB exception and has filled in the cache, the previous exception is inhibited for that reference, no matter what the status of the Tag detail hit, but is still subject to the AccessDetailRequiredByTag exception. When the detail bit must be created from a cache miss, the initial value filled in is zero. Software may set the bit, thus turning off AccessDetailRequired exceptions per cache line. If the cache line is flushed and refilled, the

detail access bit in the cache tag is again reset to zero, and another AccessDetailRequired exception occurs.

Settings of the niche limit parameter to values that require use of the da bit in the LOC tag for retaining the physical address usurp the capability to set the Tag detail access bit. Under such conditions, the Tag detail access out is effectively always zero (f), so it cannot inhibit AccessDetailRequiredByLTB, inhibit AccessDetailRequiredByGTB, or cause AccessDetailRequiredByTag.

The execution of a Zeus instruction has a reference to one quadlet of instruction, which may be subject to the DetailAccess exceptions, and a reference to data, which may be unaligned or wide. These unaligned or wide references may cross GTB or cache boundaries, and thus involve multiple separate reference that are combined together, each of which may be subject to the DetailAccess exception. There is sufficient information in the DetailAccess exception handler to process unaligned or wide references.

The implementation is free to indicate DetailAccess exceptions for unaligned and wide data references either in combined form, or with each sub-reference separated. For example, in an unaligned reterence that crosses a GTB or cache boundary, a DetailAccess exception may be indicated for a portion of the reference. The exception may report the virtual address and size of the complete reference, and upon continuing, may inhibit reoccurrence of the DetailAccess exception for any portion of the reference. Alternatively, it may report the virtual address and size of only a reference portion and inhibit reoccurrence of the DetailAccess exception for only that portion of the reference, subject to another DetailAccess exception occurring for the remaining portion of the reference.

Micro Translation Buffer


The Micro Translation Buffer (MTB) is an implementation-dependent structure which reduces the access traffic to the GTB and the LOC tags. The MTB contains and caches information read from the GTB and LOC tags, and is consulted on each access to the LOC.

To access the LOC, a global address is supplied to the Micro-Translation Buffer (MTB), which associatively looks up the global address into a table holding a subset of the LOC tags. In addition, each table entry contains the physical address bits 14..8 (7 bits) and set identifier (2 bits) required to access the LOC data.

In the first Zeus implementation, there are two MTB blocks - MTB 0 is used for threads 0 and 1, and MTB 1 is used for threads 2 and 3. Per clock cycle, each MTB block can check for 4 simultaneous references to the LOC. Each MTB block has 16 entries.


Each MTB entry consists of a bit less than 128 bits of information, including a 56-bit global address tag, 8 bits of privilege level required for read, write, execute, and gateway access, a detail bit, and 10 bits of cache state indicating for each triclet (32 bytes) sub-block, the MESI state.






OUTDUT

The output of the MIB combines physical address and protection information from the GIB and the referenced cache line.




gp0:




gp 1:

	15	1413	12	11	109	8
	9		×	W		Γ
•	7		7	7		7


ct:



vs:



xi:



gl:

The meaning of the fields are given by the following table:

name	size	meaning
ga	56	global address
gi	9	GTB index
ci	7	cache index
Si	2	set index
VS	12	victim select
da	1	detail access (from cache line)
mesi	2	coherency: modified (3), exclusive (2), shared (1), invalid (0)
tv	8	triclet valid (1) or invalid (0)
9	2	minimum privilege required for gateway access
X	2	minimum privilege required for execute access
W	2	minimum privilege required for write access
r	2	minimum privilege required for read access
0	1	reserved
da	1	detail access (from GTB)
so	1	strong ordering
cc	3	cache control

With an MTB hit, the resulting cache index (14.8 from the MTB, bit 7 from the LA) and set identifier (2 bits from the MTB) are applied to the LOC data bank selected from bits 6.4 of the GVA. The access protection information (pr and rwxg) is supplied from the MTB.

With an MTB (and BTB) miss, a victim entry is selected for replacement. The MTB and BTB are always clean, so the victim entry is discarded without a writeback. The GTB (described below) is referenced to obtain a physical address and protection information. Depending on the access information in the GTB, either the MTB or BTB is filled.

Note that the processing of the physical address pa14..8 against the niche limit nl can be performed on the physical address from the GTB, producing the LOC address, ci. The LOC address, after processing against the nl is placed into the MTB directly, reducing the latency of an MTB hit.

Four tags are fetched from the LOC tags and compared against the PA to determine which of the four sets contain the data. If one of the four sets contains the correct physical address, a victim MTB entry is selected for replacement, the MTB is filled and the LOC access proceeds. If none of the four sets is a hit, an LOC miss occurs.

MTB miss GTB cam LOC tag MTB fill

MIB victim

LOC miss

The operation of the MTB is largely not visible to software - hardware mechanisms are responsible for automatically initializing, filling and flushing the MTB. Activity that modifies the GTB or LOC tag state may require that one or more MTB entries are flushed.

A write to the GTBUpdate register that updates a matching entry, a write to the GTBUpdate! ill register, or a direct write to the GTB all flush relevant entries from the MTB. MTB flushing is accomplished by searching MTB entries for values that match on the gi field with the GTB entry that has been modified. Each such matching MTB entry is flushed.

The MTB is kept synchronous with the LOC tags, particularly with respect to MESI state. On an LOC mire or LOC snoop, any changes in MESI state update (or flush) MTB entries which physically match the address. If the MTB may contain less than the full physical address: it is sufficient to retain the LOC physical address (ci | | v | | si).

Block Translation Buffer

Zeus has a per thread "Block Translation Buffer" (BTB). The BTB retains GTB information for uncached address blocks. The BTB is used in parallel with the MTB - exactly one of the BTB or MTB may translate a particular reference. When both the BTB and MTB miss, the GTB is consulted, and depending on the result, the block is filled into either the MTB or BTB as appropriate. In the first Zeus implementation, the BTB has 2 entries for each thread.

BTB entries cover any power-of-two granularity, as they retain the size information from the GTB. BTB entries contain no MESI state, as they only contain uncached blocks.

Each BTB entry consists of 128 bits of information, containing the same information in the same format as a GTB entry.

Niche blocks are indicated by GTB information, and correspond to blocks of data that are retained in the LOC and never miss. A special physical address range indicates niche blocks. For this address range, the BTB enables use of the LOC as a niche memory, generating the "set select" address bits from low-order address bits. There is no checking of the LOC tags for consistent use of the LOC as a niche - the nl field must be preset by software so that LOC cache replacement never claims the LOC niche space, and on! BTB miss and protection bits prevent software from using the cache portion of the LOC as niche.

Other address ranges include other on-chip resources, such as bus interface registers, the control register and status register, as well as off-chip memory, accessed through the bus interface. Each of these regions are accessible as uncached memory.

Program Translation Buffer

Later implementations of Zeus may optionally have a per thread "Program Translation Buffer" (PTB). The PTB retains GTB and LOC cache tag information. The PTB enables generation of LOC instruction fetching in parallel with load/store fetching. The PTB is updated when instruction fetching crosses a cache line boundary (each 64 instructions in straight-line code). The PTB functions similarly to a one-entry MTB, but can use the sequential nature of program code fetching to avoid checking the 56-bit match. The PTB is flushed at the same time as the MTB.

The initial implementation of Zeus has no PIB - the MIB suffices for this function.

Memory Management

Global Virtual Cache

The initial implementation of Zeus contains cache which is both indexed and tagged by a physical address. Other prototype implementations have used a global vitual address to index and/or tag an internal cache. This section will define the required characteristics of a global vitually-indexed cache. TODO

Memory Interface

Dedicated hardware mechanisms are provided to fetch data blocks in the levels zero and one caches, provided that a matching entry can be found in the MTB or GTB (or if the MMU is disabled). Dedicated hardware mechanisms are provided to store back data blocks in the level zero and one caches, regardless of the state of the MTB and GTB. When no entry is to be found in the GTB, an exception handler is invoked either to generate the required information from the virtual address, or to place an entry in the GTB to provide for automatic handling of this and other similarly addressed data blocks.

The initial implementation of Zeus accesses the remainder of the memory system through the "Socket 7" interface. Via this interface, Zeus accesses a secondary cache, DRAM memory, external ROM memory, and an I/O system Tier size and presence of the secondary cache and the DRAM memory array, and the contents of the external ROM memory and the I/O system are variables in the processor environment.

Microarchitecture

Each thread has two address generation units, capable of producing two aligned, or one unaligned load or store operation per cycle. Alternatively, these units may produce a single load or store address and a branch target address.

Each thread has a LTB, which translates the two addresses into global virtual addresses.

Each pair of threads has a MTB, which looks up the four references into the LOC. The PTB provides for additional references that are program code fetches.

In parallel with the MTB, these four references are combined with the four references from the other thread pair and partitioned into even and odd hexlet references. Up to four references are selected for each of the even and odd portions of the LZC. One reference for each of the eight banks of the LOC (four are even hexlets; four are odd hexlets) are selected from the eight load/store/branch references and the PTB references.

Some references may be directed to both the LZC and LOC, in which case the LZC hit causes the LOC data to be ignored. An LZC miss which hits in the MTB is filled from the LOC to the LZC. An LZC miss which misses in the MTB causes a GTB access and LOC tag access, then an MTB fill and LOC access, then an LZC fill.

Priority of access: (highest/lowest) cache dump, cache fill, load, program, store.

Snoop

The "Socket 7" bus requires certain bus accesses to be checked as ainst on-chip caches. On a bus read, the address is checked against the on-chip caches, with accesses aborted when requested data is in an internal cache in the M state, and the E state, the internal cache is changed to the S state. On a bus write, data written must update data in on-chip caches. To meet these requirements, physical bus addresses must be checked against the LOC tags.

The S7 bus requires that responses to inquire cycles occur with fixed timing. At least with certain combinations of bus and processor clock rate, inquire cycles will require top priority to meet the inquire response timing requirement.

Synchronization operations must take into account bus activity - generally a synchronization operation can only proceed on cached data which is in Exclusive or Modified - if cached data in Shared state, ownership must be obtained. Data that is not cached must be accessed using locked bus cycles.

Load

Load operations require partitioning into reads that do not cross a hexlet (128 bit) boundary, checking for store conflicts, checking the LZC, checking the LOC, and reading from memory. Execute and Gateway accesses are always aligned and since they are smaller than a hexlet, do not cross a hexlet boundary.

Note: S7 processors perform unaligned operations LSB first, MSB last, up to 64 bits at a time. Unaligned 128 bit loads need 3 64-bit operations, LSB, octlet, MSB. Transfers which are smaller than a hexlet but larger than an octlet are further divided in the \$7 bus unit.

Definition

```
def data ← LoadMemoryX[ba,la,size,order]
     assert (order = L) and ((la and (size/8-1)) = 0) and (size = 32)
     hdata 		TranslateAndCacheAccess[ba,la,size,X,0]
     data - hdata31.871a and 15).871a and 15)
del data - LoadMemoryG|ba,la,size,order|
     assert (order = L) and ((la and (size/8-1)) = 0) and (size = 64)
     rdata ← TranslateAndCacheAccess[ba,la,size,G,0]
     data - hdara63-8-lla and 151.8-lla and 151
en toi
def data - LoadMemory(ba,la,size,oruer)
     d (size > 128) then
          data0 		LoadMemory(ba, la,size/2, order)
          data1 ← LoadMemory(ba, la+(size/2), size/2, order)
          case order of
                    data - data1 11 data0
               8:
```

Zeus System Architecture

THE RESIDENCE WITH THE PROPERTY OF THE PROPERT

Militar .da

Tuc, Aug 17, 1999

Memory Management Store

```
data +- data0 || data1
           endcase
     else
           bs - 8"la4.0
           be ← bs + size
           if be > 128 then:
                 data0 - LoadMemory(ba, ia, 128 - bs, order)
                 data1 \leftarrow LoadMemory(ba, (la<sub>63.5</sub> + 1) | 1 | 0<sup>4</sup>, be - 128, order)
                 case order of
                      L:
                            data - (data1 11 data0)
                      8:
                            (Inteb III Careb) - ateb
                 endcase
           ·Hse
                 hdata - TranslateAndCacheAccess[ba,la,size,R,O]
                 for I - 0 to size-8 by 8
                      j ← bs + florder=U ? i : size-8-ij
                      data_{p7.j} \leftarrow hdata_{p7.j}
                 endfor
           endif
     endif
enddel
```

Store

Stoce operations requires partitioning into stores less than 128 bits that do not cross hexlet boundaries, checking for store conflicts, checking the LZC, checking the LOC, and storing into memory.

<u>Defirition</u>

```
def. StoreMeniury(balla,size,order,data)
      Ds 4- 8'184.0
      be ← bs · size
      if be > 128 then
           case order of
                       data0 ← data127-bs.0
                       data1 ← data<sub>size-1..128-bs</sub>
                       data0 ← data<sub>size-1..be-128</sub>
                       data1 ← databe-129.0
           StoreMemory(ba, la, 128 - bs, order, data0)
           StoreMemory(ba, \{1a_{63..5} + 1\} | 1 | 04, be + 128, order, data1}
     etse
           for i \leftarrow 0 to size-8 by 8
                 j \leftarrow bs + \{\{brder=L\} ? i : size-8-i\}
                 hdata_{j+7..j} \leftarrow data_{j+7..i}
           endfor
           xdata - TranslateAndCacheAccess[ba, la, size, W, hdata]
```

MicroUnity

endif enddef

Memory

Memory operations require first translating via the LTB and GTB, checking for access exceptions, then accessing the cache.

Definition

```
def hdata ← TranslateAndCacheAccess[ba,la,size,rwxg,hwdata]
       if ControlRegister62 then
             case rwag of '
                   Æ
                         a \leftarrow 0
                   W:
                         a \leftarrow 1
                   X:
                   G:
                        a \leftarrow 3
             endcase
            W \leftarrow [rwxg=W]?W:R
             ga.LocalProtect 		LocalTranslation(th,ba,la,pl)
             if LocalProtectg+2*ac.8+2*ac < pl then
                  raise AccessDisallowedByLTB
            endif
            Ida - LocalProtecta
            pa, Global Protect \leftarrow Global Translation (th. ga.pt. Ida)
            if GlobalProtectg+2*at.8+2*at < pl then
                  raise AccessDisallowedByGTB
            cc \leftarrow [LocalProtect_{2,0} > GlobalProtect_{2,0}] ? LocalProtect<sub>2,0</sub> : GlobalProtect<sub>2,0</sub>
            so ← LocalProtect<sub>3</sub> or GlobalProtect<sub>3</sub>
            gda - GlobaiProtecta
            \textbf{hdata}. \textbf{TagProtect} \leftarrow \textbf{LevelOneCacheAccess} \textbf{[pa,suze, Ida,gda,cc,rw, hwdata]}
            # #da * gda * TagProtect| = 1 then
                  # TagProtect then
                        PerformAccessDetail[AccessDetailRequiredByTag]
                 elseif gda then
                       PerformAccessDetail(AccussDetailRequiredByGlobalTB)
                        PerformAccessDetail(AccessDetailRequiredByLocalTB)
                  endil
            ende
      etse
            case rwxg of
                 R. X. G:
                       hdata - ReadPhysicalla,sizel
                       WritePhysical(la,size,hwdata)
            endcase
      endif
enddef
```

Zeus System Architecture

Tuc, Aug 17, 1999

Memory Management Memory

Bus interface

The initial implementation of the Zeus processor uses a "Super Socket 7 compatible" (SS7) bus interface, which is generally similar to and compatible with other "Socket 7" and "Super Socket 7" processors such as the Intel Pentium, Pentium with MMX Technology; AMD K6, K6-II, K6-III; IDT Winchip C6, 2, 2A. 3, 4; Cyrix 6x86, etc. and other "Socket 7" chipsets listed below.

The SS7 bus interface behavior is quite complex, but well-known due to the leading position of the Intel Pentium design. This document does not yet contain all the detailed information related to this bus, and will concentrate on the differences between the Zeus SS7 bus and other designs. For functional specification and pin interface behavior, the Pentium Processor Family Developer's Manual is a primary reference. For 100 MHz SS7 bus timing data, the AMD K6-2 Processor Data Sheet's is a primary reference.

Motherboard Chipsets

The following motherboard chipsets are designed for the 100 MHz "Socket 7" bus:

Manufacturer	Website	Chipset	cłock	North	South
Sificon Integrated Systems	www.via.com.tw www.sis.com.tw www.acerlabs.com	Apollo MVP3 SiS 5591/5592 Ali Aladdin V	rate 100 MHz 75 MHz 100 MHz	bridge vt82c548;x ²⁹ 55: 5591 ³⁰ M1541 ³¹	bridge vt82c598b SiS 5595 MIS43C

The following processors are designed for a "Socket 7" bus:

Manufacturer Advanced Micro Devices Advanced Micro Devices Intel IDT/Centaur IDT/Centaur IDT/Centaur IDT/Centaur IDT/Centaur IDT/Centaur IDT/Centaur IDT/Centaur IDT/Centaur	Website www.amd.com www.amd.com www.winchip.com www.winchip.com www.winchip.com www.winchip.com www.winchip.com www.winchip.com	Chips K6-2 K6-3 Pendum MVX Winchip C6 Winchip 2 Winchip 2A Winchip 4	Clock rate 160 MHz 100 MHz 66 MHz 75 MHz 100 MHz 100 MHz 100 MHz	
--	---	---	---	--

²⁷ http://home.microunity.com/~craig/standards/intel/intel-pentium family-developers-manual-1997. 24142805.pdf

²⁸ http://home.microunity.com/~craig/standards/amd/amd/k62-data-sheet-21850c.pdf

http://home.tr.scrounity.com/~craig/standards/via/via-apollo-mvp3-vt82c598at-598.pdf

b) http://home.nucrounity.com/~craig/standards/sis/5591ds10.doc 11 http://home.microunity.com/~craig/standards/acer/alad/hi5pb.htm

Zeus System Architecture

Tue, Aug 17, 1999

Bus interface Pm summery

Pinout

In the diagram below, signals which are different from Pentium pinout, are indicated by italics and underlining. Generally, other Pentium-compatible processors (such as the AMD K6-2) define these signals.

17 36 35 36 38 12 21 30 27 76

Pin summary

A20M#	1	Address bit 20 Mask is an emulator signal.
A31.A3	'0	Address, in combination with byte enable, indicate the physical addresses of memory or device that is the target of a bus transaction. This signal is an output.

when the processor is initiating the bus transaction, and an input when the processor is receiving an inquire transaction or snooping another processor's bus transaction. ADS### IO ADdress Strobe, when asserted, indicates new bus transaction by the processor, with valid address and byte enable simultaneously driven. ADSC### IO Address Strobe Copy is driven identically to address strobe AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHIC### IO Address Parity CHeck is asserted two bus clocks after EADS### if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#BE0## IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF### BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BRDY## Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BREQ Bus REQuest indicates a processor initiated bus request. BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE## Bus Clock provides the bus clock timing edge and the frequency reference for the processor clock. CHUTYP I CPU TYPe, if low indicates the primary processor, if high, the dual processor.		_	
inquire transaction or snooping another processor's bus transaction. ADSe IO Abdress Strobe, when asserted, indicates new bus transaction by the processor, with valid address and byte enable simultaneously driven. ADSC# O Address Strobe Copy is driven identically to address strobe AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHICE O Address Parity CHeck is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3BP0 O BreakPoint is an emulator signal. BRDYC# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY copy is identical to BRDY#; asserting either signal has the same effect. BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# UP TYPE, if low indicates the primary processor, if			when the processor is initiating the bus transaction,
ADS# IO ADdress Strobe, when asserted, indicates new bus transactors by the processor, with valid address and byte enable simultaneously driven. ADSC# O Address Strobe Copy is driven identically to address strobe AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHIG# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3BPO O BreakPoint is an emulator signal. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO C Bus REQuest indicates a processor initiated bus request. BUSCHIG# I BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHG# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus Clock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
transaction by the processor, with valid address and byte enable simultaneously driven. ADSC# O Address Strobe Copy is driven identically to address strobe AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parlty in the next bus clock cycle. AP IO Address Parlty contains even parity on the same cycle as address. Address parlty is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parlty Check is asserted two bus clocks after EADS# if address parlty is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BRDYC# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BUSCHK# I BUS Check is sampled on the rising edge of the bus clock, and when asserted, indicates a cacheable read transaction or a burst write transaction. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CACHC# I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock.			
ADSC# O Address Strobe Copy is driven identically to address strobe AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parlty in the next bus clock cycle. AP IO Address Parlty contains even parity on the same cycle as address. Address parlty is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APICEN O Address Parlty CHeck is asserted two bus clocks after EADS# if address parlty is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BRDYC# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY copy is identical to BRDY#; asserting either signal has the same effect. BUSCHK# I BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, indicates a cacheable read transaction or a burst write transaction. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CACHC# I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock.	ADS#	Ю	ADdress Strobe, when asserted, indicates new bus
APOSC# O Address Strobe Copy is driven identically to cause the processor to cease driving address and address parity in the next bus clock cycle. APOSC# I Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BET#.BEO# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BREO C Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO C Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS Check is sampled on the rising edge of the bus clock, and when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and transaction or a burst write transaction. CPUTYP I CPU TYPe, if low indicates the primary processor, if			transaction by the processor, with valid address and
AHOLD Address Strobe AHOLD Address HOLD, when asserted, causes the processor to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BREQ O BreakPoint is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine either signal has the same effect. BUSCHK# I BUS Check is sampled on the rising edge of the bus clock, and when asserted, indicates a cacheable read transaction or a burst write transaction. CACHG# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHKF O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# BE7#.BE0# I Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BREO O BreakPoInt is an emulator signal. BREO O BreakPoInt is an emulator signal been accepted on a write transaction. CACHC# O CACHE when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock.	ADSC#	0	
AHOLD I Address HOLD, when asserted, causes the processor to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE03 IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDY# BREQ O BreakPoint is an emulator signal. BREQ O Bus ReaDY copy is identical to BRDY#; asserting either signal has the same effect. BUS CHEC# I BUS CHECK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	, 030	-	
to cease driving address and address parity in the next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDY# I Bus ReaDY copy is identical to BRDY#; asserting either signal has the same effect. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	AHOLD.	1	Address HOLD when asserted causes the processor
next bus clock cycle. AP IO Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#_BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1_BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I Back OFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDY# BUS CHOCK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	77.000	1	to cease driving address and address parity in the
AP AP AP AP AP AP Address Parity contains even parity on the same cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHIK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS Check is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CHCITYP I CPU TYPe, if low indicates the primary processor, if			
cycle as address. Address parity is generated by the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#_BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1_BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicates a processor initiated bus request. I BUS Check is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CPUTYP I CPU TYPe, if low indicates the primary processor, if	AP	10	Address Parity contains even parity on the same
the processor when address is an output, and is checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parlty CHeck is asserted two bus clocks after EADS# if address parlty is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I Back OFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicaces a processor initiated bus request. BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CPUTYP I CPU TYPe, if low indicates the primary processor, if	/•	.	
checked when address is an input. A parity error causes a bus error machine check. APCHK# O Address Parlty CHeck is asserted two bus clocks after EADS# if address parlty is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CACHC# O CACHE, when asserted, indicates a cacheable read the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
APCHK# O Address Parity Check is asserted two bus clocks after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BUSCHK# I BUS Check is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE# when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
after EADS# if address parity is not even parity of address. APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#BE0# I Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicaces a processor initiated bus request. I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	APCHK#	10	
APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CUK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	74 (7.10)		
APICEN I Advanced Programmable Interrupt Controller ENable is not implemented. BE7#.BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CUK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			, , , , , , , , , , , , , , , , , , , ,
ENable is not implemented. BE7#.BEO# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicaces a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CUK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	APICEN	+-	
BE7#BE0# IO Byte Enable indicates which bytes are the subject of a read or write transaction and are driven on the same cycle as address. BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoint is an emulator signal. I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicaces a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	AFICEN	1'	
a read or write transaction and are driven on the same cycle as address. BF1.BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3.BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicaces a processor initiated bus request. I BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	DE74 DE04	10	But Enable indicates which butes are the subject of
BFIBFO I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	BE74BE04		a read or write transaction and are driven on the
BF1BF0 I Bus Frequency is sampled to permit software to select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			1
select the ratio of the processor clock to the bus clock. BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoInt is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	DC1 DC0	+-	
BOFF# I BackOFF is sampled on the rising edge of each bus clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ C Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	Br TBr U	1'	select the ratio of the processor clock to the bus clock
clock, and when asserted, the processor floats bus signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHC# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	POEE+	+	BackOFF is sampled on the pring edge of each hus
signals on the next bus clock and aborts the current bus cycle, until the backoff signal is sampled negated. BP3_BP0 O BreakPoint is an emulator signal. BRDY## I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC## I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicaces a processor initiated bus request. BUSCHK## I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE## O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	BOFF#]'	
BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicaces a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			tionals on the next but clock and about the current
BP3_BP0 O BreakPoint is an emulator signal. BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
BRDY# I Bus ReaDY indicates that valid data is present on data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	002 000	1	
data on a read transaction, or that data has been accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if		- -	
accepted on a write transaction. BRDYC# I Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREO O Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	DKU1#	'	
BREQ C Bus ReaDY Copy is identical to BRDY#; asserting either signal has the same effect. BREQ C Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if			
either signal has the same effect. BREQ C Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	00000	1	
BREQ C Bus REQuest indicates a processor initiated bus request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	RKDAC*	1.	
request. BUSCHK# I BUS CHecK is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLocK provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	2050	+	
BUSCHK# I BUS CHeck is sampled on the rising edge of the bus clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	RKEO	C	
clock, and when asserted, causes a bus error machine check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if		 -	request.
check. CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	BUSCHK#	11	
CACHE# O CACHE, when asserted, indicates a cacheable read transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if		İ	
transaction or a burst write transaction. CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if		+_	
CLK I bus CLock provides the bus clock timing edge and the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if	CACHE#	10	
the frequency reference for the processor clock. CPUTYP I CPU TYPe, if low indicates the primary processor, if		1	
CPUTYP I CPU TYPe, if low indicates the primary processor, if	CLK	11	
		1	the frequency reference for the processor clock.
high, the dual processor.	CPUTYP	11	
			high, the dual processor.

indicate data, code, or special cycles. D63.D0 IO Data communicates 4 bits of data per bus clock. DPP O Dual/Primary is driven (asserted, low) with address on the primary processor DP7.DP0 IO Data Parity contains even parity on the same cycle as data. A parity error causes a bus error machine check. DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FRCMC: I Functional Redundancy Checking Master/Checker is not implement test. HIT## IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valid line. HIDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INITIALIZATION I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINITILLINTO I Local INTerrupt is not implemented. UNA# O Memory/Input Output is driven with address and ending after bus ready to indicate a locked scries of bus transactions. M/IOs O Memory/Input Output is driven with address to indicate a memory or I/O transaction.		-1		
D63.D0 IO Data communicates of bits of data per bus clock. D/P# O Dual/Primary is driven (asserted, low) with address on the primary processor DP7.DP0 IO Data Parity contains even parity on the same cycle as data. A parity error causes a bus error machine check. DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FECMC: I Functional Redundancy Checking Master/Checker is not implemented. HIT## IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all cutstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INITIALINITO I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINITILINITO I Local INTerrupt is not implemented. Dougle Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	D/C#	11	Data/Code is driven with the address signal to	
D/P# O Dual/Primary is driven (asserted, low) with address on the primary processor DP7.DP0 IO Data Parity contains even parity on the same cycle as data. A parity error causes a bus error machine check. DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I Cache FLUSH is an emulator signal. FRCMC: I Functional Redundancy Checking Master/Checker is not implemer ted. HIT## IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valua line. HIT## IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valua line. HIDA O bus HOLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pans and assert hus hold acknowlege after completing all cutstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INITIALIZATION I Maskable INTERrupt is an emulator signal. INITIALIZATION I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTILLINTO I Local INTerrupt is not implemented. LINTILLINTO I New Address indicates that the external system will accept an addr	L	1		
DP7.DP0 IO Data Parity contains even parity on the same cycle as data. A parity error causes a bus error machine check. DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FRCMC- I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT to a Modified line indicates that an inquire cycle or cache snoop hits a valid line. HITM# HIDM IO HIT to a Modified line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Infernal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INIT I INITIalization is an emulator signal. INIT I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI-LINTO I Local INTerrupt is not implemented. LOCK# O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.				
DP7.DP0 IO Data Parity contains even parity on the same cycle as data. A parity error causes a bus error machine check. DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FECMG: I Functional Redundancy Checking Master/Checker is not implemented. HIT## IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valvo line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HOLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Infernal ERRor is an emulator signal. INIT I INITialization is an emulator signal. INIT I INITialization is an emulator signal. INIT I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI.LINTO I Local INTerrupt is not implemented. LINTI.LINTO I Local INTerrupt is not implemented. LINTI.LINTO O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction.	D/P#	10		
as data. A parity error causes a bus error machine check. DPEN# 10 Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# 1 External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# 1 External Write Buffer Empty indicates that the external system has no pending write. FERR# 0 Floating point ERRor is an emulator signal. FFCMK*: 1 Cache FLUSH is an emulator signal. FFCMK*: 1 Functional Redundancy Checking Master/Checker is not implemented. HIT## 10 HIT indicates that an inquire cycle or cache snoop hits a vake line. HITM# 10 HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA 0 bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD 1 bus Hold request causes the processor to float most of its pins and assert bus hold ackni wlege after completing all outstanding bus transactions, or during reset. IGNNE# 1 IGNore Numeric Error is an emulator signal. INIT 1 INITIalization controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# 1 Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINITILINITO 1 Local INITerrupt is not implemented. LOCK# 0 bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# 0 Memory/Input Output is driven with address to indicate a memory or I/O transaction.	007 000	10		
DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FECMC* I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a vako line. HIT## IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a vako line. HIDA O bus HOLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor ic float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. IINIT I INITIalization is an emulator signal. IINIT I INITIalization controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache Enable is driven with address to indicate that the read or write transaction is cacheable. LINTI.LINTO I Local INTerrupt is not implemented. LINTI.LINTO I Local INTerrupt is not implemented. LINTI.LINTO I Local INTerrupt is not implemented. LINTI.LINTO O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction.	DP7DPU	10		
DPEN# IO Dual Processing Enable is asserted (driven low) by a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EADS# I External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# I External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMK: I Functional Redundancy Checking Master/Checker is not implemer ted. HIT# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor it. float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INTR I INIValidation controls whether to involudate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. MIO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.			1	
a Dual processor at reset and sampled by a Primary processor at the falling edge of reset. EXDS# External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMC* I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a value line. HIT# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a value line. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor it. float most of its pins and assert hus hold acknowlege after completing all cutstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIAlization is an emulator signal. INIT I INITIAlization is an emulator signal. INIT I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK# O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	DPENH	10	1 7: 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
EADS# External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMC* I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a valva line. HIT## IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valva line. HIDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus Hold request causes the processor to float most of its pins and assert bus hold acknowlege after completing all cutstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I initialization is an emulator signal. INIT I initialization is an emulator signal. INIT I maskable interrupt is an emulator signal. INV I invalidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache Enable is driven with address to indicate that the read or write transaction is cacheable. LINTI-LINTO Local Interrupt is not implemented. LOCK# O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	DIEIW	1.0		
EADS# External Address Strobe indicates that an external device has driven address for an inquire cycle. EWBE# External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMC: I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INIT I INITIalization controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK# O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.		1		
device has driven address for an inquire cycle. EWBE# External Write Buffer Empty indicates that the external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMC: I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. ISINT I INITIalization is an emulator signal. INIT I INITIalization is an emulator signal. INIT I INITIalization controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1 LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	FADS	;_ _		
EWBE* I External Write Buffer Empty indicates that the external system has no pending write. FERR* O Floating point ERRor is an emulator signal. FRUSH* I cache FLUSH is an emulator signal. FROMC* I Functional Redundancy Checking Master/Checker is not implemented. HIT* IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM* IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR* O Insernal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INIT I INITIalization is an emulator signal. INIT I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1 LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	002	'		
external system has no pending write. FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMC: I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all cutstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I IGNore Numeric Error is an emulator signal. INIT I INITIALIZATION is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INTR I maskable INTERrupt is an emulator signal. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. COCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	EVI/RE*	+		
FERR# O Floating point ERRor is an emulator signal. FLUSH# I cache FLUSH is an emulator signal. FRCMC* I Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HOLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor ic. float most of its pins and assert bus hold acknowlege after completing all cutstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIAlization is an emulator signal. INIT I maskable INTERrupt is an emulator signal. INIT I maskable INTERrupt is an emulator signal. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1 LINTO I Local INTerrupt is not implemented. O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. NA# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	LWDL	'		
FLUSH# Cache FLUSH is an emulator signal. FRCMC: Functional Redundancy Checking Master/Checker is not implemented. HIT# IO HIT indicates that an inquire cycle or cache snoop hits a value line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HOLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor it. float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIALIZATION is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1_LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	FERR	0		
FRCMC: I Functional Redundancy Checking Master/Checker is not implemented. HIT### IO HIT indicates that an inquire cycle or cache snoop hits a valvo line. HITM#### IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor ic float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR#### O Internal ERRor is an emulator signal. INIT I INITIAlization is an emulator signal. INIT I INITIAlization is an emulator signal. INIT I INVALIDATION I INVALIDATION whether to invalidate the addressed cache sub-block on an inquire transaction. KEN#### I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTILINTO I Local INTerrupt is not implemented. LOCK### O Memory/Input Output is driven with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA#### I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.				
HIT# 10 HIT indicates that an inquire cycle or cache snoop hits a valvo line. HITM# 10 HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA 0 bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD 1 bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# 0 Internal ERRor is an emulator signal. INIT 1 INITIalization is an emulator signal. INIT 1 INITIalization is an emulator signal. INTR 1 maskable INTERrupt is an emulator signal. INTR 1 maskable INTERrupt is an emulator signal. INV 1 INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# 1 Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINT1.LINTO 1 Local INTerrupt is not implemented. LOCK# 0 bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# 0 Memorry/Input Output is driven with address to indicate a memory or I/O transaction. NA# 1 Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.		+		
HIT# IO HIT indicates that an inquire cycle or cache snoop hits a valid line. HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	T ACMA	'		
HITM# IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	нп≠	10	HIT indicates that an inquire cycle or cache spoon hits	
HITMs IO HIT to a Modfled line indicates that an inquire cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus HoLD Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERRs O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KENIS I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTILLINTO LOCKS O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IOS O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NAS NAS Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	, , , ,	.0		
cycle or cache snoop hits a sub-block in the M cache state. HLDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR* O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTeRrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTILINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	HITME	10		
HLDA O bus Hold Acknowlege is asserted (driven high) to acknowlege a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR* O Internal ERRor is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN* I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTILINTO I Local INTerrupt is not implemented. LOCK* O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO* O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA* I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.				
Acknowlede a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowledge after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. IGNNE# I IGNore Numeric Error is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.			-	
Acknowlede a bus hold request HOLD I bus HOLD request causes the processor to float most of its pins and assert bus hold acknowledge after completing all outstanding bus transactions, or during reset. IERR# O Internal ERRor is an emulator signal. IGNNE# I IGNore Numeric Error is an emulator signal. INIT I INITIalization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	HLDA	0	bus HoLD Acknowlege is asserted (driven high) to	
bus HOLD request causes the processor to float most of its pins and assert hus hold acknowlege after completing all outstanding bus transactions, or during reset. IERR* O Internal ERRor is an emulator signal. IGNORE* I IGNore Numeric Error is an emulator signal. INIT I INITIAlization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.				
most of its pins and assert bus hold ackin, wlege after completing all outstanding bus transactions, or during reset. IERR* O Internal ERRor is an emulator signal. IGNNE* I IGNore Numeric Error is an emulator signal. INIT I INITIAlization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN* I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. LOCK* O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO* O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA* I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	HOLD	: 1	bus HOLD request causes the processor to float	
after completing all outstanding bus transactions, or during reset. IERR* O Internal ERRor is an emulator signal. IGNORE* I IGNore Numeric Error is an emulator signal. INIT I INITIAlization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN* I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK* O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO* O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA* I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.		!		
IERR* O Internal ERRor is an emulator signal. IGNNE* I IGNore Numeric Error is an emulator signal. INIT I INITIAlization is an emulator signal. INTR I maskable INTERrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN* I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINTI LINTO I Local INTerrupt is not implemented. LOCK* O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO* O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA* I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.				
IERR* O Internal ERRor is an emulator signal. IGNNE* I IGNore Numeric Error is an emulator signal. INIT I INITialization is an emulator signal. INTR I maskable INTeRrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN* I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK* O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO* O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA* I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.				
IGNNE® I IGNore Numeric Error is an emulator signal. INIT I INITIAlization is an emulator signal. INTR I maskable INTeRrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KEN® I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCK® O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO® O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA® I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	IERR#	0		
INTR I maskable INTeRrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KENS I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCKS O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IOS O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NAS I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	IGNNE#	1		
INTR I maskable INTeRrupt is an emulator signal. INV I INValidation controls whether to invalidate the addressed cache sub-block on an inquire transaction. KENS I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. L!NT1.LINTO I Local INTerrupt is not implemented. LOCKS O bus LOCK is driven starting with address and ending after bus ready to indicate 3 locked series of bus transactions. M/IOS O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NAS I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	INIT	1	INITIalization is an emulator signal.	
Addressed cache sub-block on an inquire transaction. KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINT1_LINT0 I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	INTR	1		
KEN# I Cache ENable is driven with address to indicate that the read or write transaction is cacheable. LINT1.LINT0 I Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	INV		INValidation controls whether to invalidate the	
that the read or write transaction is cacheable. LINT1_LINT0 Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.		i	addressed cache sub-block on an inquire transaction.	
LINT1_LINT0 Local INTerrupt is not implemented. LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	KEN#	1	Cache ENable is driven with address to indicate	
LOCK# O bus LOCK is driven starting with address and ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.		i	that the read or write transaction is cacheable.	
ending after bus ready to indicate a locked series of bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	LINT I LINTO	T	Local INTerrupt is not implemented.	
bus transactions. M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	LOCK#	0	bus LOCK is driven starting with address and	
M/IO# O Memory/Input Output is driven with address to indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.			ending after bus ready to indicate a locked series of	
indicate a memory or I/O transaction. NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.			bus transactions.	
NA# I Next Address indicates that the external system will accept an address for a new bus cycle in two bus clocks.	M/IO#	0		
accept an address for a new bus cycle in two bus clocks.				
clocks.	NA#			
			accept an address for a new bus cycle in two bus	
NMI I Non Maskable Interrunt is an emulator signal		$oxed{oxed}$		
T. I transminate attachment an america setting	NMI		Non Maskable Interrupt is an emulator signal.	